$set_tag#
No help message for this cell type found.
Simulation model (Verilog)#
module \$set_tag (A, SET, CLR, Y);
parameter TAG = "";
parameter WIDTH = 0;
input [WIDTH-1:0] A;
input [WIDTH-1:0] SET;
input [WIDTH-1:0] CLR;
output [WIDTH-1:0] Y;
assign Y = A;
endmodule
Note
This page was auto-generated from the output of
help $set_tag
.