YosysHQ Yosys

Version 0.44-dev

YosysHQ GmbH

Aug 06, 2024
# CONTENTS

1 What is Yosys

1.1 What you can do with Yosys ........................................ 4
  1.1.1 Typical applications for Yosys ................................ 4
  1.1.2 Things you can’t do ........................................... 4

1.2 The Yosys family ...................................................... 4

1.3 The original thesis abstract ........................................ 5
  1.3.1 Benefits of open source HDL synthesis ......................... 6
  1.3.2 History of Yosys ................................................ 6

2 Getting started with Yosys ............................................. 9

2.1 Installation ............................................................ 9
  2.1.1 CAD suite(s) .................................................... 9
  2.1.2 Building from source .......................................... 10
  2.1.3 Source tree and build system ................................ 11

2.2 Synthesis starter ...................................................... 12
  2.2.1 Demo design .................................................... 12
  2.2.2 Loading the design ............................................ 14
  2.2.3 Elaboration ..................................................... 14
  2.2.4 Flattening ....................................................... 20
  2.2.5 The coarse-grain representation ................................ 21
  2.2.6 Hardware mapping ............................................ 28
  2.2.7 Final steps ...................................................... 36

2.3 Scripting in Yosys .................................................... 39
  2.3.1 Script parsing .................................................. 39
  2.3.2 The synthesis starter script .................................. 39

3 Using Yosys (advanced) ................................................. 45

3.1 Synthesis in detail .................................................. 45
  3.1.1 Synth commands ............................................... 45
  3.1.2 Converting process blocks ................................... 47
  3.1.3 FSM handling .................................................. 50
  3.1.4 Memory handling .............................................. 52
  3.1.5 Optimization passes ......................................... 68
  3.1.6 Technology mapping ......................................... 74
  3.1.7 The extract pass ............................................... 76
  3.1.8 The ABC toolbox ............................................. 88
  3.1.9 Mapping to cell libraries .................................... 91

3.2 More scripting ....................................................... 95
  3.2.1 Loading a design ............................................. 95
  3.2.2 Selections ...................................................... 96
6.4.59 equiv_opt - prove equivalence for optimized circuit ........................................ 250
6.4.60 equiv_purge - purge equivalence checking module ........................................ 251
6.4.61 equiv_remove - remove $equiv cells ................................................................. 251
6.4.62 equiv_simple - try proving simple $equiv instances ....................................... 252
6.4.63 equiv_status - print status of equivalent checking module ................................ 252
6.4.64 equiv_struct - structural equivalence checking ................................................. 252
6.4.65 eval - evaluate the circuit given an input ...................................................... 253
6.4.66 exec - execute commands in the operating system shell .................................... 253
6.4.67 expose - convert internal signals to module ports ............................................ 254
6.4.68 extract - find subcircuits and replace them with cells .................................... 255
6.4.69 extract_counter - Extract GreenPak4 counter cells ....................................... 256
6.4.70 extract_fa - find and extract full/half adders ................................................ 257
6.4.71 extract_reduce - converts gate chains into $reduce_* cells ................................ 257
6.4.72 extractinv - extract explicit inverter cells for invertible cell pins .................... 258
6.4.73 flatten - flatten design ...................................................................................... 258
6.4.74 flowmap - pack LUTs with FlowMap ................................................................... 259
6.4.75 fmcombine - combine two instances of a cell into one ...................................... 259
6.4.76 finit - set init values/sequences for formal ..................................................... 260
6.4.77 formalff - prepare FFs for formal ..................................................................... 260
6.4.78 freduce - perform functional reduction ................................................................ 261
6.4.79 fsm - extract and optimize finite state machines .............................................. 262
6.4.80 fsm_distribute - finding FSMs in design ............................................................ 263
6.4.81 fsm_expand - expand FSM cells by merging logic into it .................................... 263
6.4.82 fsm_export - exporting FSMs to KISS2 files ..................................................... 264
6.4.83 fsm_extract - extracting FSMs in design ............................................................ 264
6.4.84 fsm_info - print information on finite state machines ...................................... 264
6.4.85 fsm_map - mapping FSMs to basic logic ............................................................. 265
6.4.86 fsm_opt - optimize finite state machines ............................................................ 265
6.4.87 fsm_recode - recoding finite state machines ....................................................... 265
6.4.88 fst2tb - generate testbench out of fst file ......................................................... 266
6.4.89 future - resolve future sampled value functions ............................................... 266
6.4.90 gatemate_foldinv - fold inverters into Gatemate LUT trees ......................... 266
6.4.91 glift - create GLIFT models and optimization problems ..................................... 266
6.4.92 greenpak4_dffinv - merge greenpak4 inverters and DFF/latches ...................... 268
6.4.93 help - display help messages ............................................................................ 268
6.4.94 hierarchy - check, expand and clean up design hierarchy .................................. 268
6.4.95 hilomap - technology mapping of constant hi- and/or lo-drivers ...................... 270
6.4.96 history - show last interactive commands ....................................................... 270
6.4.97 ice40_braminit - iCE40: perform SB_RAM40_4K initialization from file .......... 271
6.4.98 ice40_dsp - iCE40: map multipliers .................................................................. 271
6.4.99 ice40_opt - iCE40: perform simple optimizations ............................................. 271
6.4.100 ice40_wrapcarry - iCE40: wrap carries ............................................................ 271
6.4.101 insbuf - insert buffer cells for connected wires .............................................. 272
6.4.102 iopadmap - technology mapping of i/o pads (or buffers) .................................. 272
6.4.103 jny - write design and metadata .................................................................... 273
6.4.104 json - write design in JSON format ................................................................. 273
6.4.105 keep_hierarchy - add the keep_hierarchy attribute ....................................... 274
6.4.106 lattice_gsr - Lattice: handle GSR ..................................................................... 274
6.4.107 license - print license terms ............................................................................ 274
6.4.108 log - print text and log files ........................................................................... 275
6.4.109 logger - set logger properties ......................................................................... 276
6.4.110 ls - list modules or objects in modules ............................................................. 276
6.4.111 ltp - print longest topological path .................................................................. 277
6.4.112 lut2mux - convert $lut to $_MUX_ ................................................................. 277
6.4.113 maccmap - mapping macc cells ........................................... 277
6.4.114 memory - translate memories to basic cells ............................... 277
6.4.115 memory_bmux2rom - convertmuxes to ROMs ............................... 278
6.4.116 memory_bram - map memories to block rams .............................. 278
6.4.117 memory_collect - creating multi-port memory cells ...................... 280
6.4.118 memory_dff - merge input/output DFFs into memory read ports ........ 280
6.4.119 memory_libmap - map memories to cells ................................ 280
6.4.120 memory_map - translate multiport memories to basic cells ........... 281
6.4.121 memory_memx - emulate vlog sim behavior for mem ports ............... 281
6.4.122 memory_narrow - split up wide memory ports ........................... 282
6.4.123 memory_nordff - extract read port FFs from memories .................. 282
6.4.124 memory_share - consolidate memory ports ............................... 282
6.4.125 memory_unpack - unpack multi-port memory cells ....................... 282
6.4.126 microchip_dffopt - MICROCHIP: optimize FF control signal usage .... 283
6.4.127 microchip_dsp - MICROCHIP: pack resources into DSPs ................ 283
6.4.128 miter - automatically create a miter circuit ............................ 283
6.4.129 mutate - generate or apply design mutations ............................ 284
6.4.130 muxcover - cover trees of MUX cells with wider MUXes ................ 286
6.4.131 muxpack - $mux/$pmux cascades to $pmux ............................... 286
6.4.132 nltmap - map to LUTs of different sizes ............................... 287
6.4.133 onehot - optimize $eq cells for onehot signals ........................ 287
6.4.134 opt - perform simple optimizations ...................................... 287
6.4.135 opt_clean - remove unused cells and wires ............................. 288
6.4.136 opt_demorgan - Optimize reductions with DeMorgan equivalents ....... 288
6.4.137 opt_dff - perform DFF optimizations .................................... 288
6.4.138 opt_expr - perform const folding and simple expression rewriting ..... 289
6.4.139 opt_flnv - push inverters through FIs .................................. 290
6.4.140 opt_lut - optimize LUT cells ........................................... 290
6.4.141 opt_lut_ins - discard unused LUT inputs ................................ 290
6.4.142 opt_mem - optimize memories ............................................ 290
6.4.143 opt_mem_feedback - convert memory read-to-write port feedback paths to write enables ........................................... 291
6.4.144 opt_mem_priority - remove priority relations between write ports that can never collide .................................................. 291
6.4.145 opt_mem_widen - optimize memories where all ports are wide ........... 291
6.4.146 opt_merge - consolidate identical cells .................................. 291
6.4.147 opt_muxtree - eliminate dead trees in multiplexer trees ............... 292
6.4.148 opt_reduce - simplify large MUXes and AND/OR gates ................. 292
6.4.149 opt_share - merge mutually exclusive cells of the same type that share an input signal ................................. 292
6.4.150 paramap - renaming cell parameters ..................................... 293
6.4.151 peepopt - collection of peephole optimizers ............................. 293
6.4.152 plugin - load and list loaded plugins ................................... 294
6.4.153 pmux2shiftx - transform $pmux cells to $shiftx cells ................... 294
6.4.154 pmuxtree - transform $pmux cells to trees of $mux cells ............... 294
6.4.155 portlist - list (top-level) ports .......................................... 295
6.4.156 prep - generic synthesis script ........................................... 295
6.4.157 printattrs - print attributes of selected objects ......................... 296
6.4.158 proc - translate processes to netlists .................................... 296
6.4.159 proc_arst - detect asynchronous resets .................................. 297
6.4.160 proc_clean - remove empty parts of processes ........................... 297
6.4.161 proc_dff - extract flip-flops from processes ............................ 298
6.4.162 proc_dlatch - extract latches from processes ............................ 298
6.4.163 proc_init - convert initial block to init attributes ..................... 298
6.4.164 proc_memwr - extract memory writes from processes .................... 298
<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>proc_mux</td>
<td>convert decision trees to multiplexers</td>
<td>298</td>
</tr>
<tr>
<td>proc_prune</td>
<td>remove redundant assignments</td>
<td>299</td>
</tr>
<tr>
<td>proc_rmdead</td>
<td>eliminate dead trees in decision trees</td>
<td>299</td>
</tr>
<tr>
<td>proc_rom</td>
<td>convert switches to ROMs</td>
<td>299</td>
</tr>
<tr>
<td>qbsat</td>
<td>solve a 2QBF-SAT problem in the circuit</td>
<td>299</td>
</tr>
<tr>
<td>ql_bram_merge</td>
<td>Infers QuickLogic k6n10f BRAM pairs that can operate independently</td>
<td>301</td>
</tr>
<tr>
<td>ql_bram_types</td>
<td>Change TDP36K type to subtypes</td>
<td>301</td>
</tr>
<tr>
<td>ql_dsp_io_regs</td>
<td>change types of QL_DSP2 depending on configuration</td>
<td>301</td>
</tr>
<tr>
<td>ql_dsp_macc</td>
<td>infer QuickLogic multiplier-accumulator DSP cells</td>
<td>301</td>
</tr>
<tr>
<td>ql_dsp_simd</td>
<td>merge QuickLogic K6N10f DSP pairs to operate in SIMD mode</td>
<td>301</td>
</tr>
<tr>
<td>qwp</td>
<td>quadratic wirelength placer</td>
<td>301</td>
</tr>
<tr>
<td>read</td>
<td>load HDL designs</td>
<td>302</td>
</tr>
<tr>
<td>read_aiger</td>
<td>read AIGER file</td>
<td>303</td>
</tr>
<tr>
<td>read_blif</td>
<td>read BLIF file</td>
<td>304</td>
</tr>
<tr>
<td>read_ilang</td>
<td>(deprecated) alias of read_rtlil</td>
<td>304</td>
</tr>
<tr>
<td>read_json</td>
<td>read JSON file</td>
<td>304</td>
</tr>
<tr>
<td>read_liberty</td>
<td>read cells from liberty file</td>
<td>304</td>
</tr>
<tr>
<td>read_rtlil</td>
<td>read modules from RTLIL file</td>
<td>305</td>
</tr>
<tr>
<td>read_verilog</td>
<td>read modules from Verilog file</td>
<td>305</td>
</tr>
<tr>
<td>recover_names</td>
<td>Execute a lossy mapping command and recover original netnames</td>
<td>309</td>
</tr>
<tr>
<td>rename</td>
<td>rename object in the design</td>
<td>309</td>
</tr>
<tr>
<td>rmports</td>
<td>remove module ports with no connections</td>
<td>310</td>
</tr>
<tr>
<td>sat</td>
<td>solve a SAT problem in the circuit</td>
<td>310</td>
</tr>
<tr>
<td>scatter</td>
<td>add additional intermediate nets</td>
<td>313</td>
</tr>
<tr>
<td>scc</td>
<td>detect strongly connected components (logic loops)</td>
<td>314</td>
</tr>
<tr>
<td>scratchpad</td>
<td>get/set values in the scratchpad</td>
<td>314</td>
</tr>
<tr>
<td>script</td>
<td>execute commands from file or wire</td>
<td>315</td>
</tr>
<tr>
<td>select</td>
<td>modify and view the list of selected objects</td>
<td>315</td>
</tr>
<tr>
<td>setattr</td>
<td>set/unset attributes on objects</td>
<td>320</td>
</tr>
<tr>
<td>setparam</td>
<td>set/unset parameters on objects</td>
<td>320</td>
</tr>
<tr>
<td>setundef</td>
<td>replace undef values with defined constants</td>
<td>320</td>
</tr>
<tr>
<td>share</td>
<td>perform sat-based resource sharing</td>
<td>321</td>
</tr>
<tr>
<td>shell</td>
<td>enter interactive command mode</td>
<td>322</td>
</tr>
<tr>
<td>show</td>
<td>generate schematics using graphviz</td>
<td>322</td>
</tr>
<tr>
<td>shregmap</td>
<td>map shift registers</td>
<td>324</td>
</tr>
<tr>
<td>sim</td>
<td>simulate the circuit</td>
<td>325</td>
</tr>
<tr>
<td>simplemap</td>
<td>mapping simple coarse-grain cells</td>
<td>327</td>
</tr>
<tr>
<td>splice</td>
<td>create explicit splicing cells</td>
<td>328</td>
</tr>
<tr>
<td>splitcells</td>
<td>split up multi-bit cells</td>
<td>328</td>
</tr>
<tr>
<td>splitnets</td>
<td>split up multi-bit nets</td>
<td>329</td>
</tr>
<tr>
<td>sta</td>
<td>perform static timing analysis</td>
<td>329</td>
</tr>
<tr>
<td>stat</td>
<td>print some statistics</td>
<td>329</td>
</tr>
<tr>
<td>submod</td>
<td>moving part of a module to a new submodule</td>
<td>330</td>
</tr>
<tr>
<td>supercover</td>
<td>add hi/lo cover cells for each wire bit</td>
<td>330</td>
</tr>
<tr>
<td>synth</td>
<td>generic synthesis script</td>
<td>331</td>
</tr>
<tr>
<td>synth_achronix</td>
<td>synthesis for Achronix Speedster22i FPGAs</td>
<td>333</td>
</tr>
<tr>
<td>synth_anlogic</td>
<td>synthesis for Anlogic FPGAs</td>
<td>334</td>
</tr>
<tr>
<td>synth_coolrunner2</td>
<td>synthesis for Xilinx Coolrunner-II CPLDs</td>
<td>336</td>
</tr>
<tr>
<td>synth_easic</td>
<td>synthesis for eASIC platform</td>
<td>338</td>
</tr>
<tr>
<td>synth_ecp5</td>
<td>synthesis for ECP5 FPGAs</td>
<td>339</td>
</tr>
<tr>
<td>synth_efinix</td>
<td>synthesis for Efinix FPGAs</td>
<td>342</td>
</tr>
<tr>
<td>synth_fabulous</td>
<td>FABulous synthesis script</td>
<td>344</td>
</tr>
<tr>
<td>synth_gatemate</td>
<td>synthesis for Cologne Chip GateMate FPGAs</td>
<td>347</td>
</tr>
<tr>
<td>Section</td>
<td>Description</td>
<td></td>
</tr>
<tr>
<td>---------</td>
<td>-------------</td>
<td></td>
</tr>
<tr>
<td>6.4.218</td>
<td>synth_gowin - synthesis for Gowin FPGAs</td>
<td></td>
</tr>
<tr>
<td>6.4.219</td>
<td>synth_greenpak4 - synthesis for GreenPAK4 FPGAs</td>
<td></td>
</tr>
<tr>
<td>6.4.220</td>
<td>synth_ice40 - synthesis for iCE40 FPGAs</td>
<td></td>
</tr>
<tr>
<td>6.4.221</td>
<td>synth_intel - synthesis for Intel (Altera) FPGAs</td>
<td></td>
</tr>
<tr>
<td>6.4.222</td>
<td>synth_intel_alm - synthesis for ALM-based Intel (Altera) FPGAs</td>
<td></td>
</tr>
<tr>
<td>6.4.223</td>
<td>synth_lattice - synthesis for Lattice FPGAs</td>
<td></td>
</tr>
<tr>
<td>6.4.224</td>
<td>synth_microchip - synthesis for Microchip FPGAs</td>
<td></td>
</tr>
<tr>
<td>6.4.225</td>
<td>synth_nexus - synthesis for Lattice Nexus FPGAs</td>
<td></td>
</tr>
<tr>
<td>6.4.226</td>
<td>synth_quicklogic - Synthesis for QuickLogic FPGAs</td>
<td></td>
</tr>
<tr>
<td>6.4.227</td>
<td>synth_sf2 - synthesis for SmartFusion2 and IGLOO2 FPGAs</td>
<td></td>
</tr>
<tr>
<td>6.4.228</td>
<td>synth_xilinx - synthesis for Xilinx FPGAs</td>
<td></td>
</tr>
<tr>
<td>6.4.229</td>
<td>synthprop - synthesize SVA properties</td>
<td></td>
</tr>
<tr>
<td>6.4.230</td>
<td>tcl - execute a TCL script file</td>
<td></td>
</tr>
<tr>
<td>6.4.231</td>
<td>techmap - generic technology mapper</td>
<td></td>
</tr>
<tr>
<td>6.4.232</td>
<td>tee - redirect command output to file</td>
<td></td>
</tr>
<tr>
<td>6.4.233</td>
<td>test_abcloop - automatically test handling of loops in abc command</td>
<td></td>
</tr>
<tr>
<td>6.4.234</td>
<td>test_automth - generate simple test benches</td>
<td></td>
</tr>
<tr>
<td>6.4.235</td>
<td>test_cell - automatically test the implementation of a cell type</td>
<td></td>
</tr>
<tr>
<td>6.4.236</td>
<td>test_pmggen - test pass for pmgen</td>
<td></td>
</tr>
<tr>
<td>6.4.237</td>
<td>torder - print cells in topological order</td>
<td></td>
</tr>
<tr>
<td>6.4.238</td>
<td>trace - redirect command output to file</td>
<td></td>
</tr>
<tr>
<td>6.4.239</td>
<td>tribuf - infer tri-state buffers</td>
<td></td>
</tr>
<tr>
<td>6.4.240</td>
<td>uniquify - create unique copies of modules</td>
<td></td>
</tr>
<tr>
<td>6.4.241</td>
<td>verific - load Verilog and VHDL designs using Verific</td>
<td></td>
</tr>
<tr>
<td>6.4.242</td>
<td>verilog_defaults - set default options for read_verilog</td>
<td></td>
</tr>
<tr>
<td>6.4.243</td>
<td>verilog_defines - define and undefine verilog defines</td>
<td></td>
</tr>
<tr>
<td>6.4.244</td>
<td>viz - visualize data flow graph</td>
<td></td>
</tr>
<tr>
<td>6.4.245</td>
<td>wbflop - flip the whitebox attribute</td>
<td></td>
</tr>
<tr>
<td>6.4.246</td>
<td>wreduce - reduce the word size of operations if possible</td>
<td></td>
</tr>
<tr>
<td>6.4.247</td>
<td>write_aiger - write design to AIGER file</td>
<td></td>
</tr>
<tr>
<td>6.4.248</td>
<td>write_blif - write design to BLIF file</td>
<td></td>
</tr>
<tr>
<td>6.4.249</td>
<td>write_btor - write design to BTOR file</td>
<td></td>
</tr>
<tr>
<td>6.4.250</td>
<td>write_cxxrtl - convert design to C++ RTL simulation</td>
<td></td>
</tr>
<tr>
<td>6.4.251</td>
<td>write_edif - write design to EDIF netlist file</td>
<td></td>
</tr>
<tr>
<td>6.4.252</td>
<td>write_file - write a text to a file</td>
<td></td>
</tr>
<tr>
<td>6.4.253</td>
<td>write_firrtl - write design to FIRRTL file</td>
<td></td>
</tr>
<tr>
<td>6.4.254</td>
<td>write_ilang - (deprecated) alias of write_rtlil</td>
<td></td>
</tr>
<tr>
<td>6.4.255</td>
<td>write_intersynth - write design to InterSynth netlist file</td>
<td></td>
</tr>
<tr>
<td>6.4.256</td>
<td>write_jny - generate design metadata</td>
<td></td>
</tr>
<tr>
<td>6.4.257</td>
<td>write_json - write design to a JSON file</td>
<td></td>
</tr>
<tr>
<td>6.4.258</td>
<td>write_rtlil - write design to RTLIL file</td>
<td></td>
</tr>
<tr>
<td>6.4.259</td>
<td>write_simple - convert design to simple C code</td>
<td></td>
</tr>
<tr>
<td>6.4.260</td>
<td>write_smt2 - write design to SMT-LIBv2 file</td>
<td></td>
</tr>
<tr>
<td>6.4.261</td>
<td>write_smv - write design to SMV file</td>
<td></td>
</tr>
<tr>
<td>6.4.262</td>
<td>write_spice - write design to SPICE netlist file</td>
<td></td>
</tr>
<tr>
<td>6.4.263</td>
<td>write_table - write design as connectivity table</td>
<td></td>
</tr>
<tr>
<td>6.4.264</td>
<td>write_verilog - write design to Verilog file</td>
<td></td>
</tr>
<tr>
<td>6.4.265</td>
<td>write_xaiger - write design to XAIGER file</td>
<td></td>
</tr>
<tr>
<td>6.4.266</td>
<td>xilinx_dffopt - Xilinx: optimize FF control signal usage</td>
<td></td>
</tr>
<tr>
<td>6.4.267</td>
<td>xilinx_dsp - Xilinx: pack resources into DSPs</td>
<td></td>
</tr>
<tr>
<td>6.4.268</td>
<td>xilinx_srl - Xilinx shift register extraction</td>
<td></td>
</tr>
<tr>
<td>6.4.269</td>
<td>xprop - formal x propagation</td>
<td></td>
</tr>
<tr>
<td>6.4.270</td>
<td>zinit - add inverters so all FF are zero-initialized</td>
<td></td>
</tr>
</tbody>
</table>
Yosys is an open source framework for RTL synthesis. To learn more about Yosys, see *What is Yosys*. For a quick guide on how to get started using Yosys, check out *Getting started with Yosys*. For the complete list of commands available, go to commandindex.

1 Note

This documentation recently went through a major restructure. If you’re looking for something from the previous version and can’t find it here, please [let us know](mailto:). Documentation from before the restructure can still be found by switching to [version 0.36](#) or earlier. Note that the previous theme does not include a version switcher.
WHAT IS YOSYS

Yosys began as a BSc thesis project by Claire Wolf intended to support synthesis for a CGRA (coarse-grained reconfigurable architecture). It then expanded into more general infrastructure for research on synthesis. Modern Yosys has full support for the synthesizable subset of Verilog-2005 and has been described as “the GCC of hardware synthesis.” Freely available and open source, Yosys finds use across hobbyist and commercial applications as well as academic.

Note

Yosys is released under the ISC License:

A permissive license lets people do anything with your code with proper attribution and without warranty. The ISC license is functionally equivalent to the BSD 2-Clause and MIT licenses, removing some language that is no longer necessary.

Together with the place and route tool nextpnr, Yosys can be used to program some FPGAs with a fully end-to-end open source flow (Lattice iCE40 and ECP5). It also does the synthesis portion for the OpenLane flow, targeting the SkyWater 130nm open source PDK for fully open source ASIC design. Yosys can also do formal verification with backends for solver formats like SMT2.

Yosys, and the accompanying Open Source EDA ecosystem, is currently maintained by Yosys Headquarters, with many of the core developers employed by YosysHQ GmbH. A commercial extension, Tabby CAD Suite, includes the Verific frontend for industry-grade SystemVerilog and VHDL support, formal verification with SVA, and formal apps.
1.1 What you can do with Yosys

- Read and process (most of) modern Verilog-2005 code
- Perform all kinds of operations on netlist (RTL, Logic, Gate)
- Perform logic optimizations and gate mapping with ABC

1.1.1 Typical applications for Yosys

- Synthesis of final production designs
- Pre-production synthesis (trial runs before investing in other tools)
- Conversion of full-featured Verilog to simple Verilog
- Conversion of Verilog to other formats (BLIF, BTOR, etc)
- Demonstrating synthesis algorithms (e.g. for educational purposes)
- Framework for experimenting with new algorithms
- Framework for building custom flows (Not limited to synthesis but also formal verification, reverse engineering, . . .)

1.1.2 Things you can’t do

- Process high-level languages such as C/C++/SystemC
- Create physical layouts (place&route)
  - Check out nextpnr for that

1.2 The Yosys family

As mentioned above, YosysHQ maintains not just Yosys but an entire family of tools built around it. In no particular order:

SBY for formal verification

Yosys provides input parsing and conversion to the formats used by the solver engines. Yosys also provides a unified witness framework for providing cover traces and counter examples for engines which don’t natively support this. SBY source | SBY docs

EQY for equivalence checking

In addition to input parsing and preparation, Yosys provides the plugin support enabling EQY to operate on designs directly. EQY source | EQY docs

MCY for mutation coverage

Yosys is used to read the source design, generate a list of possible mutations to maximise design coverage, and then perform selected mutations. MCY source | MCY docs

SCY for deep formal traces

Since SCY generates and runs SBY, Yosys provides the same utility for SCY as it does for SBY. Yosys additionally provides the trace concatenation needed for outputting the deep traces. SCY source
1.3 The original thesis abstract

The first version of the Yosys documentation was published as a bachelor thesis at the Vienna University of Technology [Wol13].

Abstract

Most of today’s digital design is done in HDL code (mostly Verilog or VHDL) and with the help of HDL synthesis tools.

In special cases such as synthesis for coarse-grain cell libraries or when testing new synthesis algorithms it might be necessary to write a custom HDL synthesis tool or add new features to an existing one. In these cases the availability of a Free and Open Source (FOSS) synthesis tool that can be used as basis for custom tools would be helpful.

In the absence of such a tool, the Yosys Open SYNthesis Suite (Yosys) was developed. This document covers the design and implementation of this tool. At the moment the main focus of Yosys lies on the high-level aspects of digital synthesis. The pre-existing FOSS logic-synthesis tool ABC is used by Yosys to perform advanced gate-level optimizations.

An evaluation of Yosys based on real-world designs is included. It is shown that Yosys can be used as-is to synthesize such designs. The results produced by Yosys in this tests where successfully verified using formal verification and are comparable in quality to the results produced by a commercial synthesis tool.

Yosys is a Verilog HDL synthesis tool. This means that it takes a behavioural design description as input and generates an RTL, logical gate or physical gate level description of the design as output. Yosys’ main strengths are behavioural and RTL synthesis. A wide range of commands (synthesis passes) exist within Yosys that can be used to perform a wide range of synthesis tasks within the domain of behavioural, rtl and logic synthesis. Yosys is designed to be extensible and therefore is a good basis for implementing custom synthesis tools for specialised tasks.

![Diagram of levels of abstraction]

Fig. 1.1: Where Yosys exists in the layers of abstraction
1.3.1 Benefits of open source HDL synthesis

- Cost (also applies to free as in free beer solutions):
  Today the cost for a mask set in 180nm technology is far less than the cost for the design tools needed to design the mask layouts. Open Source ASIC flows are an important enabler for ASIC-level Open Source Hardware.

- Availability and Reproducibility:
  If you are a researcher who is publishing, you want to use tools that everyone else can also use. Even if most universities have access to all major commercial tools, you usually do not have easy access to the version that was used in a research project a couple of years ago. With Open Source tools you can even release the source code of the tool you have used alongside your data.

- Framework:
  Yosys is not only a tool. It is a framework that can be used as basis for other developments, so researchers and hackers alike do not need to re-invent the basic functionality. Extensibility was one of Yosys’ design goals.

- All-in-one:
  Because of the framework characteristics of Yosys, an increasing number of features become available in one tool. Yosys not only can be used for circuit synthesis but also for formal equivalence checking, SAT solving, and for circuit analysis, to name just a few other application domains. With proprietary software one needs to learn a new tool for each of these applications.

- Educational Tool:
  Proprietary synthesis tools are at times very secretive about their inner workings. They often are black boxes. Yosys is very open about its internals and it is easy to observe the different steps of synthesis.

1.3.2 History of Yosys

A Hardware Description Language (HDL) is a computer language used to describe circuits. A HDL synthesis tool is a computer program that takes a formal description of a circuit written in an HDL as input and generates a netlist that implements the given circuit as output.

Currently the most widely used and supported HDLs for digital circuits are Verilog [A+02, A+06] and VHDL (VHSIC HDL, where VHSIC is an acronym for Very-High-Speed Integrated Circuits) [A+04, A+09]. Both HDLs are used for test and verification purposes as well as logic synthesis, resulting in a set of synthesizable and a set of non-synthesizable language features. In this document we only look at the synthesizable subset of the language features.

In recent work on heterogeneous coarse-grain reconfigurable logic [WGS+12] the need for a custom application-specific HDL synthesis tool emerged. It was soon realised that a synthesis tool that understood Verilog or VHDL would be preferred over a synthesis tool for a custom HDL. Given an existing Verilog or VHDL front end, the work for writing the necessary additional features and integrating them in an existing tool can be estimated to be about the same as writing a new tool with support for a minimalistic custom HDL.

The proposed custom HDL synthesis tool should be licensed under a Free and Open Source Software (FOSS) licence. So an existing FOSS Verilog or VHDL synthesis tool would have been needed as basis to build upon. The main advantages of choosing Verilog or VHDL is the ability to synthesize existing HDL code and to mitigate the requirement for circuit-designers to learn a new language. In order to take full advantage of any existing FOSS Verilog or VHDL tool, such a tool would have to provide a feature-complete implementation of the synthesizable HDL subset.
Basic RTL synthesis is a well understood field [HS96]. Lexing, parsing and processing of computer languages [ASU86] is a thoroughly researched field. All the information required to write such tools has been openly available for a long time, and it is therefore likely that a FOSS HDL synthesis tool with a feature-complete Verilog or VHDL front end must exist which can be used as a basis for a custom RTL synthesis tool.

Due to the author’s preference for Verilog over VHDL it was decided early on to go for Verilog instead of VHDL\(^1\). So the existing FOSS Verilog synthesis tools were evaluated. The results of this evaluation are utterly devastating. Therefore a completely new Verilog synthesis tool was implemented and is recommended as basis for custom synthesis tools. This is the tool that is discussed in this document.

\(^1\) A quick investigation into FOSS VHDL tools yielded similar grim results for FOSS VHDL synthesis tools.
GETTING STARTED WITH YOSYS

This section covers how to get started with Yosys, from installation to a guided walkthrough of synthesizing a design for hardware, and finishing with an introduction to writing re-usable Yosys scripts.

2.1 Installation

This document will guide you through the process of installing Yosys.

2.1.1 CAD suite(s)

Yosys is part of the Tabby CAD Suite and the OSS CAD Suite! The easiest way to use yosys is to install the binary software suite, which contains all required dependencies and related tools.

- Contact YosysHQ for a Tabby CAD Suite Evaluation License and download link
- OR go to https://github.com/YosysHQ/oss-cad-suite-build/releases to download the free OSS CAD Suite
- Follow the Install Instructions on GitHub

Make sure to get a Tabby CAD Suite Evaluation License if you need features such as industry-grade SystemVerilog and VHDL parsers!

For more information about the difference between Tabby CAD Suite and the OSS CAD Suite, please visit https://www.yosyshq.com/tabby-cad-datasheet

Many Linux distributions also provide Yosys binaries, some more up to date than others. Check with your package manager!

Targeted architectures

The OSS CAD Suite releases nightly builds for the following architectures:
2.1.2 Building from source

Refer to the readme for the most up-to-date install instructions.

Supported platforms

The following platforms are supported and regularly tested:

- Linux
- macOS

Other platforms which may work, but instructions may not be up to date and are not regularly tested:

- FreeBSD
- WSL
- Windows with (e.g.) Cygwin

Build prerequisites

A C++ compiler with C++17 support is required as well as some standard tools such as GNU Flex, GNU Bison, Make and Python. Some additional tools: readline, libffi, Tcl and zlib; are optional but enabled by default (see ENABLE_* settings in Makefile). Graphviz and Xdot are used by the show command to display schematics.

Installing all prerequisites for Ubuntu 20.04:

```
sudo apt-get install build-essential clang lld bison flex \
   libreadline-dev gawk tcl-dev libffi-dev git make \
   graphviz xdot pkg-config python3 libboost-system-dev \
   libboost-python-dev libboost-filesystem-dev zlib1g-dev
```

Installing all prerequisites for macOS 11 (with Homebrew):

```
brew install bison flex gawk libffi git graphviz \
   pkg-config python3 tcl-tk xdot bash boost-python3
```

Running the build system

From the root yosys directory, call the following commands:

```
make
sudo make install
```

This will build and then install Yosys, making it available on the command line as yosys. Note that this also downloads, builds, and installs ABC (using yosys-abc as the executable name).

The default compiler is clang, to change between clang and gcc, use one of the following:

```
make config-clang
make config-gcc
```

To use a compiler different than the default, use:
2.1.3 Source tree and build system

The Yosys source tree is organized into the following top-level directories:

backends/
This directory contains a subdirectory for each of the backend modules.

docs/
Contains the source for this documentation, including images and sample code.

examples/
Contains example code for using Yosys with some other tools including a demo of the Yosys Python api, and synthesizing for various toolchains such as Intel and Anlogic.

frontends/
This directory contains a subdirectory for each of the frontend modules.

guidelines/
Contains developer guidelines, including the code of conduct and coding style guide.

kernel/
This directory contains all the core functionality of Yosys. This includes the functions and definitions for working with the RTLIL data structures (rtlil.h|cc), the main() function (driver.cc), the internal framework for generating log messages (log.h|cc), the internal framework for registering and calling passes (register.h|cc), some core commands that are not really passes (select.cc, show.cc, ...) and a couple of other small utility libraries.

libs/
Libraries packaged with Yosys builds are contained in this folder. See Auxiliary libraries.

misc/
Other miscellany which doesn’t fit anywhere else.

passes/
This directory contains a subdirectory for each pass or group of passes. For example as of this writing the directory passes/hierarchy/ contains the code for three passes: hierarchy, submod, and uniquify.

technologies/
This directory contains simulation models and standard implementations for the cells from the internal cell library.

tests/
This directory contains the suite of unit tests and regression tests used by Yosys. See Testing Yosys.

The top-level Makefile includes frontends/*/Makefile.inc, passes/*/Makefile.inc and backends/*/Makefile.inc. So when extending Yosys it is enough to create a new directory in frontends/, passes/ or backends/ with your sources and a Makefile.inc. The Yosys kernel automatically detects all commands linked with Yosys. So it is not needed to add additional commands to a central list of commands.
Good starting points for reading example source code to learn how to write passes are `passes/opt/opt_dff.cc` and `passes/opt/opt_merge.cc`.

See the top-level README file for a quick Getting Started guide and build instructions. The Yosys build is based solely on Makefiles.

Users of the Qt Creator IDE can generate a QT Creator project file using make qtcreator. Users of the Eclipse IDE can use the “Makefile Project with Existing Code” project type in the Eclipse “New Project” dialog (only available after the CDT plugin has been installed) to create an Eclipse project in order to programming extensions to Yosys or just browse the Yosys code base.

## 2.2 Synthesis starter

This page will be a guided walkthrough of the prepackaged iCE40 FPGA synthesis script - `synth_ice40`. We will take a simple design through each step, looking at the commands being called and what they do to the design. While `synth_ice40` is specific to the iCE40 platform, most of the operations we will be discussing are common across the majority of FPGA synthesis scripts. Thus, this document will provide a good foundational understanding of how synthesis in Yosys is performed, regardless of the actual architecture being used.

### 2.2.1 Demo design

First, let’s quickly look at the design we’ll be synthesizing:

```
Listing 2.1: fifo.v

1 // address generator/counter
2 module addr_gen
3 #( parameter MAX_DATA=256,
4     localparam AWIDTH = $clog2(MAX_DATA)
5 ) ( input en, clk, rst,
6     output reg [AWIDTH-1:0] addr
7   );
8
9     initial addr <= 0;
10
11    // async reset
12    // increment address when enabled
13    always @(posedge clk or posedge rst)
14      if (rst)
15        addr <= 0;
16      else if (en) begin
17        if (addr == MAX_DATA-1)
18          addr <= 0;
19        else
20          addr <= addr + 1;
21    end
22 endmodule //addr_gen
```

(continues on next page)
// Define our top level fifo entity

module fifo
#(  parameter MAX_DATA=256,
    localparam AWIDTH = $clog2(MAX_DATA)
)(  input wen, ren, clk, rst,
    input [7:0] wdata,
    output reg [7:0] rdata,
    output reg [AWIDTH:0] count
);

// fifo storage
// sync read before write
wire [AWIDTH-1:0] waddr, raddr;
reg [7:0] data[MAX_DATA-1:0];
always @(posedge clk)
begin
    if (wen)
        data[waddr] <= wdata;
    rdata <= data[raddr];
end // storage

// addr_gen for both write and read addresses
addr_gen #(MAX_DATA)
fifo_writer(
    .en  (wen),
    .clk (clk),
    .rst (rst),
    .addr (waddr)
);

addr_gen #(MAX_DATA)
fifo_reader(
    .en  (ren),
    .clk (clk),
    .rst (rst),
    .addr (raddr)
);

// status signals
initial count <= 0;

always @(posedge clk or posedge rst) begin
    if (rst)
        count <= 0;
    else if (wen && !ren)
        count <= count + 1;
    else if (ren && !wen)
        count <= count - 1;
end
endmodule

2.2. Synthesis starter
2.2.2 Loading the design

Let’s load the design into Yosys. From the command line, we can call `yosys fifo.v`. This will open an interactive Yosys shell session and immediately parse the code from `fifo.v` and convert it into an Abstract Syntax Tree (AST). If you are interested in how this happens, there is more information in the document, *The Verilog and AST frontends*. For now, suffice it to say that we do this to simplify further processing of the design. You should see something like the following:

```
$ yosys fifo.v
-- Parsing 'fifo.v' using frontend `-vlog2k' --
1. Executing Verilog-2005 frontend: fifo.v
Parsing Verilog input from `-vlog2k' to AST representation.
Storing AST representation for module `$abstract\addr_gen'.
Storing AST representation for module `$abstract\fifo'.
Successfully finished Verilog frontend.
```

See also

Advanced usage docs for Loading a design

2.2.3 Elaboration

Now that we are in the interactive shell, we can call Yosys commands directly. Our overall goal is to call `synth_ice40 -top fifo`, but for now we can run each of the commands individually for a better sense of how each part contributes to the flow. We will also start with just a single module; `addr_gen`.

At the bottom of the help output for `synth_ice40` is the complete list of commands called by this script. Let’s start with the section labeled `begin`:

```
Listing 2.2: begin section
read_verilog -D ICE40_HX -lib -specify +/ice40/cells_sim.v
hierarchy -check -top <top>
proc

read_verilog -D ICE40_HX -lib -specify +/ice40/cells_sim.v loads the iCE40 cell models which allows us to include platform specific IP blocks in our design. PLLs are a common example of this, where we might need to reference `SB_PLL40_CORE` directly rather than being able to rely on mapping passes later. Since our simple design doesn’t use any of these IP blocks, we can skip this command for now. Because these cell models will also be needed once we start mapping to hardware we will still need to load them later.
```

Note

`+/` is a dynamic reference to the Yosys `share` directory. By default, this is `/usr/local/share/yosys`. If using a locally built version of Yosys from the source directory, this will be the `share` folder in the same directory.
The addr_gen module

Since we’re just getting started, let’s instead begin with hierarchy -top addr_gen. This command declares that the top level module is addr_gen, and everything else can be discarded.

Listing 2.3: addr_gen module source

```verilog
module addr_gen
  #( parameter MAX_DATA = 256,
    localparam AWIDTH = $clog2(MAX_DATA)
  ) ( input en, clk, rst,
    output reg [AWIDTH-1:0] addr
  );
  initial addr <= 0;
  // async reset
  // increment address when enabled
  always @(posedge clk or posedge rst)
    if (rst)
      addr <= 0;
    else if (en) begin
      if (addr == MAX_DATA-1)
        addr <= 0;
      else
        addr <= addr + 1;
    end
endmodule //addr_gen
```

Note

hierarchy should always be the first command after the design has been read. By specifying the top module, hierarchy will also set the (* top *) attribute on it. This is used by other commands that need to know which module is the top.

Listing 2.4: hierarchy -top addr_gen output

```bash
yosys> hierarchy -top addr_gen

2. Executing HIERARCHY pass (managing design hierarchy).

3. Executing AST frontend in derive mode using pre-parsed AST for module `\addr_gen'.
   Generating RTLIL representation for module `\addr_gen'.

3.1. Analyzing design hierarchy..
   Top module: \addr_gen

3.2. Analyzing design hierarchy..
   Top module: \addr_gen
   Removing unused module `$abstract\fifo'.
   Removing unused module `$abstract\addr_gen'.
   Removed 2 unused modules.
```

Our addr_gen circuit now looks like this:
Fig. 2.1: addr_gen module after hierarchy

Simple operations like addr + 1 and addr == MAX_DATA-1 can be extracted from our always @ block in addr_gen module source. This gives us the highlighted $add and $eq cells we see. But control logic (like the if .. else) and memory elements (like the addr <= 0) are not so straightforward. These get put into “processes”, shown in the schematic as PROC. Note how the second line refers to the line numbers of the start/end of the corresponding always @ block. In the case of an initial block, we instead see the PROC referring to line 0.

To handle these, let us now introduce the next command: proc - translate processes to netlists. proc is a macro command like synth_ice40. Rather than modifying the design directly, it instead calls a series of other commands. In the case of proc, these sub-commands work to convert the behavioral logic of processes into multiplexers and registers. Let’s see what happens when we run it. For now, we will call proc -noopt to prevent some automatic optimizations which would normally happen.

Fig. 2.2: addr_gen module after proc -noopt

There are now a few new cells from our always @, which have been highlighted. The if statements are now modeled with $mux cells, while the register uses an $adff cell. If we look at the terminal output we can
also see all of the different proc_* commands being called. We will look at each of these in more detail in Converting process blocks.

Notice how in the top left of addr_gen module after proc -noopt we have a floating wire, generated from the initial assignment of 0 to the addr wire. However, this initial assignment is not synthesizable, so this will need to be cleaned up before we can generate the physical hardware. We can do this now by calling clean. We're also going to call opt_expr now, which would normally be called at the end of proc. We can call both commands at the same time by separating them with a colon and space: opt_expr; clean.

You may also notice that the highlighted $eq cell input of 255 has changed to 8'11111111. Constant values are presented in the format <bit_width>'<bits>, with 32-bit values instead using the decimal number. This indicates that the constant input has been reduced from 32-bit wide to 8-bit wide. This is a side-effect of running opt_expr, which performs constant folding and simple expression rewriting. For more on why this happens, refer to Optimization passes and the section on opt_expr.

**Note**

`clean - remove unused cells and wires` can also be called with two semicolons after any command, for example we could have called opt_expr;; instead of opt_expr; clean. You may notice some scripts will end each line with ;;. It is beneficial to run clean before inspecting intermediate products to remove disconnected parts of the circuit which have been left over, and in some cases can reduce the processing required in subsequent commands.

**See also**

Advanced usage docs for

- Converting process blocks
- Optimization passes
The full example

Let’s now go back and check on our full design by using hierarchy -check -top fifo. By passing the -check option there we are also telling the hierarchy command that if the design includes any non-blackbox modules without an implementation it should return an error.

Note that if we tried to run this command now then we would get an error. This is because we already removed all of the modules other than addr_gen. We could restart our shell session, but instead let’s use two new commands:

- design - save, restore and reset current design, and
- read_verilog - read modules from Verilog file.

Listing 2.5: reloading fifo.v and running hierarchy -check -top fifo

```
yosys> design -reset

yosys> read_verilog fifo.v

11. Executing Verilog-2005 frontend: fifo.v
Parsing Verilog input from `fifo.v' to AST representation.
Generating RTLIL representation for module `\addr_gen'.
Generating RTLIL representation for module `\fifo'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top fifo

12. Executing HIERARCHY pass (managing design hierarchy).

12.1. Analyzing design hierarchy..
Top module: fifo
Used module: \addr_gen
Parameter \MAX_DATA = 256

12.2. Executing AST frontend in derive mode using pre-parsed AST for module `\addr_gen'.
Parameter \MAX_DATA = 256
Generating RTLIL representation for module `\fifo'.
Parameter \MAX_DATA = 256
Found cached RTLIL representation for module `\fifo'.

12.3. Analyzing design hierarchy..
Top module: fifo
Used module: `\addr_gen\MAX_DATA=s32
\00000000000000000000000100000000'.
Parameter \MAX_DATA = 256

12.4. Analyzing design hierarchy..
Top module: fifo
Used module: `\addr_gen\MAX_DATA=s32'\0000000000000000000000010000000000
Removing unused module `\addr_gen'.
Removed 1 unused modules.
```

Notice how this time we didn’t see any of those $abstract modules? That’s because when we ran yosys fifo.v, the first command Yosys called was read_verilog -defer fifo.v. The -defer option there
tells *read_verilog* only read the abstract syntax tree and defer actual compilation to a later *hierarchy* command. This is useful in cases where the default parameters of modules yield invalid code which is not synthesizable. This is why Yosys defers compilation automatically and is one of the reasons why hierarchy should always be the first command after loading the design. If we know that our design won’t run into this issue, we can skip the `-defer`.

### Note

The number before a command’s output increments with each command run. Don’t worry if your numbers don’t match ours! The output you are seeing comes from the same script that was used to generate the images in this document, included in the source as `fifo.ys`. There are extra commands being run which you don’t see, but feel free to try them yourself, or play around with different commands. You can always start over with a clean slate by calling `exit` or hitting `ctrl+d` (i.e. EOF) and re-launching the Yosys interactive terminal. `ctrl+c` (i.e. SIGINT) will also end the terminal session but will return an error code rather than exiting gracefully.

We can also run `proc` now to finish off the full *begin section*. Because the design schematic is quite large, we will be showing just the data path for the `rdata` output. If you would like to see the entire design for yourself, you can do so with `show - generate schematics using graphviz`. Note that the `show` command only works with a single module, so you may need to call it with `show fifo`. *Displaying schematics* section in *Scripting in Yosys* has more on how to use `show`.

The highlighted `fifo_reader` block contains an instance of the `addr_gen` module after `proc -noopt` that we looked at earlier. Notice how the type is shown as `$paramod\addr_gen\MAX_DATA=s32`... This is a "parametric module": an instance of the `addr_gen` module with the `MAX_DATA` parameter set to the given value.

The other highlighted block is a `$memrd` cell. At this stage of synthesis we don’t yet know what type of memory is going to be implemented, but we *do* know that `rdata <= data[raddr]`; could be implemented as a read from memory. Note that the `$memrd` cell here is asynchronous, with both the clock and enable signal undefined; shown with the `1’x` inputs.

### See also

Advanced usage docs for *Converting process blocks*
2.2.4 Flattening

At this stage of a synthesis flow there are a few other commands we could run. In synth_ice40 we get these:

Listing 2.6: flatten section

```plaintext
flatten
tribuf -logic
deminout
```

First off is `flatten`. Flattening the design like this can allow for optimizations between modules which would otherwise be missed. Let’s run `flatten;;` on our design.

Listing 2.7: output of `flatten;;`

```plaintext
yosys> flatten
15. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\addr_gen\MAX_DATA=s32
→'00000000000000000000000100000000.
<suppressed ~2 debug messages>
yosys> clean
Removed 3 unused cells and 25 unused wires.
```

Fig. 2.5: rdata output after `flatten;;`

The pieces have moved around a bit, but we can see `addr_gen module after proc -noopt` from earlier has replaced the `fifo_reader` block in `rdata output after proc`. We can also see that the `addr` output has been renamed to `fifo_reader.addr` and merged with the `raddr` wire feeding into the `$memrd` cell. This wire merging happened during the call to `clean` which we can see in the output of `flatten;;`.

**Note**

`flatten` and `clean` would normally be combined into a single `yosys> flatten;;` output, but they appear separately here as a side effect of using `echo` for generating the terminal style output.

Depending on the target architecture, this stage of synthesis might also see commands such as `tribuf` with
the -logic option and deminout. These remove tristate and inout constructs respectively, replacing them with logic suitable for mapping to an FPGA. Since we do not have any such constructs in our example running these commands does not change our design.

2.2.5 The coarse-grain representation

At this stage, the design is in coarse-grain representation. It still looks recognizable, and cells are word-level operators with parametrizable width. This is the stage of synthesis where we do things like const propagation, expression rewriting, and trimming unused parts of wires.

This is also where we convert our FSMs and hard blocks like DSPs or memories. Such elements have to be inferred from patterns in the design and there are special passes for each. Detection of these patterns can also be affected by optimizations and other transformations done previously.

Note

While the iCE40 flow had a flatten section and put proc in the begin section, some synthesis scripts will instead include these in this section.

Part 1

In the iCE40 flow, we start with the following commands:

Listing 2.8: coarse section (part 1)

opt_expr
opt_clean
check
opt -nodffe -nosdff
fsm
opt

We’ve already come across opt_expr, and opt_clean is the same as clean but with more verbose output. The check pass identifies a few obvious problems which will cause errors later. Calling it here lets us fail faster rather than wasting time on something we know is impossible.

Next up is opt -nodffe -nosdff performing a set of simple optimizations on the design. This command also ensures that only a specific subset of FF types are included, in preparation for the next command: fsm - extract and optimize finite state machines. Both opt and fsm are macro commands which are explored in more detail in Optimization passes and FSM handling respectively.

Up until now, the data path for rdata has remained the same since rdata output after flatten;;. However the next call to opt does cause a change. Specifically, the call to opt_dff without the -nodffe -nosdff options is able to fold one of the $mux cells into the $adff to form an $adffe cell; highlighted below:

Listing 2.9: output of opt_dff

yosys> opt_dff

17. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$55 ($adff) from module fifo (D = $0\count[8:0], Q = \count).
Adding EN signal on $flatten\fifo_writer.$procmux$51_Y ($adff) from module fifo (D = ...
(continues on next page)
Adding EN signal on $flatten/fifo_reader.$procdff$60 ($adff) from module fifo (D = $flatten/fifo_reader.$procmux$51_Y, Q = $fifo_reader.addr).

Fig. 2.6: rdata output after optdff

See also

Advanced usage docs for

- FSM handling
- Optimization passes

Part 2

The next group of commands performs a series of optimizations:

Listing 2.10: coarse section (part 2)

```plaintext
wreduce
peepopt
opt_clean
share
techmap -map +/cmp2lut.v -D LUT_WIDTH=4
opt_expr
opt_clean
memorydff [-no-rw-check]
```

First up is wreduce - reduce the word size of operations if possible. If we run this we get the following:

Listing 2.11: output of wreduce

```plaintext
yosys> wreduce
19. Executing WREDUCE pass (reducing word size of cells).
```
Removed top 31 bits (of 32) from port B of cell fifo.$add$fifo.v:66$27 ($add$).  
Removed top 31 bits (of 32) from port Y of cell fifo.$add$fifo.v:66$27 ($add$).  
Removed top 31 bits (of 32) from port B of cell fifo.$sub$fifo.v:68$30 ($sub$).  
Removed top 31 bits (of 32) from port Y of cell fifo.$sub$fifo.v:68$30 ($sub$).  
Removed top 1 bits (of 2) from port B of cell fifo.$auto$opt_dff.cc:195:make_patterns_logic$66 ($ne$).  
Removed cell fifo.$flatten\fifo_writer.$procmux$53 ($mux$).  
Removed top 31 bits (of 32) from port B of cell fifo.$flatten\fifo_writer.$add$fifo.v:19$34 ($add$).  
Removed top 24 bits (of 32) from port Y of cell fifo.$flatten\fifo_writer.$add$fifo.v:19$34 ($add$).  
Removed cell fifo.$flatten\fifo_reader.$procmux$53 ($mux$).  
Removed top 31 bits (of 32) from port B of cell fifo.$flatten\fifo_reader.$add$fifo.v:19$34 ($add$).  
Removed top 24 bits (of 32) from port Y of cell fifo.$flatten\fifo_reader.$add$fifo.v:19$34 ($add$).  
Removed top 23 bits (of 32) from wire fifo.$add$fifo.v:66$27$Y.  
Removed top 24 bits (of 32) from wire fifo.$flatten\fifo_reader.$add$fifo.v:19$34$Y.  

yosys> show -notitle -format dot -prefix rdata_wreduce o:rdata %ci*  
20. Generating Graphviz representation of design.  
Writing dot description to `rdata_wreduce.dot'.  
Dumping selected parts of module fifo to page 1.  

yosys> opt_clean  
21. Executing OPT_CLEAN pass (remove unused cells and wires).  
Finding unused cells or wires in module `fifo'.  
Removed 0 unused cells and 4 unused wires.  

<suppressed ~1 debug messages>  

yosys> memory_dff  
22. Executing MEMORY_DFF pass (merging $dff cells to $memrd).  
Checking read port `\data[0]' in module `\fifo': merging output FF to cell.  
Write port 0: non-transparent.  

Looking at the data path for rdata, the most relevant of these width reductions are the ones affecting fifo.  
$flatten\fifo_reader.$add$fifo.v. That is the $add cell incrementing the fifo_reader address. We can  
look at the schematic and see the output of that cell has now changed.  
The next two (new) commands are peepopt - collection of peephole optimizers and share - perform sat-based  
resource sharing. Neither of these affect our design, and they’re explored in more detail in Optimization  
passes, so let’s skip over them. techmap -$map +/-cmp2lut.v =D LUT_WIDTH=4 optimizes certain comparison  
operators by converting them to LUTs instead. The usage of techmap is explored more in Technology  
mapping. 
Our next command to run is memory_dff - merge input/output DFFs into memory read ports.
As the title suggests, `memory_dff` has merged the output `$dff` into the `$memrd` cell and converted it to a `$memrd_v2` (highlighted). This has also connected the CLK port to the clk input as it is now a synchronous memory read with appropriate enable (EN=1'1) and reset (ARST=1'0 and SRST=1'0) inputs.

See also

Advanced usage docs for
- Optimization passes
- Technology mapping
• *Memory handling*

Part 3

The third part of the `synth_ice40` flow is a series of commands for mapping to DSPs. By default, the iCE40 flow will not map to the hardware DSP blocks and will only be performed if called with the `-dsp` flag: `synth_ice40 -dsp`. While our example has nothing that could be mapped to DSPs we can still take a quick look at the commands here and describe what they do.

Listing 2.13: coarse section (part 3)

```bash
wreduce t:$mul
techmap -map +/mul2dsp.v -map +/ice40/dsp_map.v -D DSP_A_MAXWIDTH=16 -D DSP_B_MAXWIDTH=16
-D DSP_A_MINWIDTH=2 -D DSP_B_MINWIDTH=2 -D DSP_Y_MINWIDTH=11 -D DSP_NAME=$_.MUL16X16 (if -dsp)
select a:mul2dsp (if -dsp)
setattr -unset mul2dsp (if -dsp)
opt_expr -fine (if -dsp)
wreduce (if -dsp)
select -clear (if -dsp)
ice40 dsp (if -dsp)
chtype -set $mul t:__$soft_mul (if -dsp)
```

During the `mul2dsp` conversion, some of the intermediate signals are marked with the attribute `mul2dsp`. By calling `select a:mul2dsp` we restrict the following commands to only operate on the cells and wires used for these signals. `setattr` removes the now unnecessary `mul2dsp` attribute. `opt_expr` we’ve already come across for const folding and simple expression rewriting, the `-fine` option just enables more fine-grain optimizations. Then we perform width reduction a final time and clear the selection.

Finally we have `ice40 dsp`: similar to the `memory_dff` command we saw in the previous section, this merges any surrounding registers into the SB_MAC16 cell. This includes not just the input/output registers, but also pipeline registers and even a post-adder where applicable: turning a multiply + add into a single multiply-accumulate.

See also

Advanced usage docs for Technology mapping
That brings us to the fourth and final part for the iCE40 synthesis flow:

**Listing 2.14: coarse section (part 4)**

```
alumacc
opt
memory -nomap [-no-rw-check]
opt_clean
```

Where before each type of arithmetic operation had its own cell, e.g. `$add`, we now want to extract these into `$alu` and `$macc` cells which can help identify opportunities for reusing logic. We do this by running `alumacc`, which we can see produce the following changes in our example design:

**Listing 2.15: output of alumacc**

```
yosys> alumacc
24. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module fifo:
creating $macc model for $add$fifo.v:66$27 ($add).
creating $macc model for $flatten\fifo_reader.$add$fifo.v:19$34 ($add).
creating $macc model for $flatten\fifo_writer.$add$fifo.v:19$34 ($add).
creating $macc model for $sub$fifo.v:68$30 ($sub).
creating $alu model for $macc $sub$fifo.v:68$30.
creating $alu model for $macc $flatten\fifo_writer.$add$fifo.v:19$34.
creating $alu model for $macc $flatten\fifo_reader.$add$fifo.v:19$34.
creating $alu model for $macc $add$fifo.v:66$27.
creating $alu cell for $add$fifo.v:66$27: $auto$alumacc.cc:485:replace_alu$80
creating $alu cell for $flatten\fifo_reader.$add$fifo.v:19$34: $auto$alumacc.cc:485:replace_alu$83
creating $alu cell for $flatten\fifo_writer.$add$fifo.v:19$34: $auto$alumacc.cc:485:replace_alu$86
creating $alu cell for $sub$fifo.v:68$30: $auto$alumacc.cc:485:replace_alu$89
created 4 $alu cell and 0 $macc cells.
```

Once these cells have been inserted, the call to `opt` can combine cells which are now identical but may have been missed due to e.g. the difference between `$add` and `$sub`.

The other new command in this part is `memory` - translate memories to basic cells. `memory` is another macro command which we examine in more detail in Memory handling. For this document, let us focus just on the step most relevant to our example: `memory_collect`. Up until this point, our memory reads and our memory writes have been totally disjoint cells; operating on the same memory only in the abstract. `memory_collect` combines all of the reads and writes for a memory block into a single cell.

Looking at the schematic after running `memory_collect` we see that our `$memrd_v2` cell has been replaced with a `$mem_v2` cell named `data`, the same name that we used in `fifo.v`. Where before we had a single set of signals for address and enable, we now have one set for reading (RD_*) and one for writing (WR_*), as well as both WR_DATA input and RD_DATA output.

See also

Advanced usage docs for
Fig. 2.9: rdata output after *alumacc*

Fig. 2.10: rdata output after *memory_collect*
Final note

Having now reached the end of the the coarse-grain representation, we could also have gotten here by running `synth_ice40 -top fifo -run :map_ram` after loading the design. The `-run <from_label>:<to_label>` option with an empty `<from_label>` starts from the `begin section`, while the `<to_label>` runs up to but including the `map_ram` section.

2.2.6 Hardware mapping

The remaining sections each map a different type of hardware and are much more architecture dependent than the previous sections. As such we will only be looking at each section very briefly.

If you skipped calling `read_verilog -D ICE40_HX -lib -specify +/ice40/cells_sim.v` earlier, do it now.

Memory blocks

Mapping to hard memory blocks uses a combination of `memory_libmap` and `techmap`.

Listing 2.16: map_ram section

```
memory_libmap -lib +/ice40/brams.txt -lib +/ice40/spram.txt [-no-auto-huge] [-no-auto-block]  
(-no-auto-huge unless -spram, -no-auto-block if -nobram)
technologymap -map +/ice40/brams_map.v -map +/ice40/spram_map.v
ice40_braminit
```

Fig. 2.11: rdata output after map_ram section

The `map_ram` section converts the generic $mem_v2 into the iCE40 SB_RAM40_4K (highlighted). We can also see the memory address has been remapped, and the data bits have been reordered (or swizzled). There is
also now a $mux cell controlling the value of rdata. In fifo.v we wrote our memory as read-before-write, however the SB_RAM40_4K has undefined behaviour when reading from and writing to the same address in the same cycle. As a result, extra logic is added so that the generated circuit matches the behaviour of the verilog. Synchronous SDP with undefined collision behavior describes how we could change our verilog to match our hardware instead.

If we run memory_libmap under the debug command we can see candidates which were identified for mapping, along with the costs of each and what logic requires emulation.

```sh
yosys> debug memory_libmap -lib +/ice40/brams.txt -lib +/ice40/spram.txt -no-auto-huge
4. Executing MEMORY_LIBMAP pass (mapping memories to cells).
Memory fifo.data mapping candidates (post-geometry):
  - logic fallback
    - cost: 2048.000000
  - $__ICE40_RAM4K_
    - option HAS_BE 0
    - emulation score: 7
    - replicates (for ports): 1
    - replicates (for data): 1
    - mux score: 0
    - demux score: 0
    - cost: 78.000000
    - abits 11 dbits 2 4 8 16
    - chosen base width 8
    - swizzle 0 1 2 3 4 5 6 7
    - emulate read-first behavior
    - write port 0: port group W
      - widths 2 4 8
    - read port 0: port group R
      - widths 2 4 8 16
      - emulate transparency with write port 0
  - $__ICE40_RAM4K_
    - option HAS_BE 1
    - emulation score: 7
    - replicates (for ports): 1
    - replicates (for data): 1
    - mux score: 0
    - demux score: 0
    - cost: 78.000000
    - abits 11 dbits 2 4 8 16
    - byte width 1
    - chosen base width 8
    - swizzle 0 1 2 3 4 5 6 7
    - emulate read-first behavior
    - write port 0: port group W
      - widths 16
    - read port 0: port group R
      - widths 2 4 8 16
      - emulate transparency with write port 0
```

Memory fifo.data mapping candidates (after post-geometry prune):
  - logic fallback
    - cost: 2048.000000
  - $__ICE40_RAM4K_
    - option HAS_BE 0
(continues on next page)
- emulation score: 7
- replicates (for ports): 1
- replicates (for data): 1
- mux score: 0
- demux score: 0
- cost: 78.000000
- abits 11 dbits 2 4 8 16
- chosen base width 8
- swizzle 0 1 2 3 4 5 6 7
- emulate read-first behavior
- write port 0: port group W
  - widths 2 4 8
- read port 0: port group R
  - widths 2 4 8 16
  - emulate transparency with write port 0

mapping memory fifo.data via $__ICE40_RAM4K_

The $__ICE40_RAM4K_ cell is defined in the file techlibs/ice40/brams.txt, with the mapping to SB_RAM40_4K done by techmap using techlibs/ice40/brams_map.v. Any leftover memory cells are then converted into flip flops (the logic fallback) with memory_map.

Listing 2.17: map_ffram section

\[
\text{opt -fast -mux_undef -undriven -fine} \\
\text{memory_map} \\
\text{opt -undriven -fine}
\]

**Note**

The visual clutter on the RDATA output port (highlighted) is an unfortunate side effect of opt_clean on the swizzled data bits. In connecting the $mux input port directly to RDATA to reduce the number of wires, the $techmap579\data.0.0.RDATA wire becomes more visually complex.

**See also**

Advanced usage docs for
- Technology mapping
- Memory handling
Arithmetic

Uses *techmap* to map basic arithmetic logic to hardware. This sees somewhat of an explosion in cells as multi-bit $\text{MUX}$ and $\text{DFFE}$ are replaced with single-bit $\text{MUX}_\text{P}$ and $\text{DFFE}_\text{POP}$ cells, while the $\text{alu}$ is replaced with primitive $\text{OR}$ and $\text{NOT}$ gates and a $\text{lut}$ cell.
Fig. 2.13: \texttt{rdata} output after \textit{map\_gates section}
Listing 2.18: map_gates section

```bash
ice40_wrapcarry
technmap -map +/techmap.v -map +/ice40/arith_map.v
opt -fast
abc -dff -D 1  (only if -retime)
ice40_opt
```

See also

Advanced usage docs for Technology mapping

Flip-flops

Convert FFs to the types supported in hardware with 
`dfflegalize`, and then use `technmap` to map them. In our example, this converts the 
$_DFFE_PP0P_$ cells to 
SB_DFFER.

We also run `simplemap` here to convert any remaining cells which could not be mapped to hardware into 
gate-level primitives. This includes optimizing 
$_MUX_$ cells where one of the inputs is a constant 1'b0, 
replacing it instead with an 
$_AND_$ cell.
Listing 2.19: map\_ffs section

dfflegalize -cell \$_DFF\_P\_ 0 -cell \$_DFFE\_P\_ 0 -cell \$_DFF\_P\_ 0 -cell \$_DFFE\_P\_ 0 -cell \$_SDFF\_P\_ 0 -cell \$_SDFFCE\_P\_ 0 -cell \$_DLATCH\_x -mince -1
technp -map +/ice40/ff\_map.v
opt\_expr -mux\_undef
simplemap
ice40\_opt -full

Fig. 2.14: rdata output after map\_ffs section

See also

Advanced usage docs for Technology mapping
LUTs

`abc` and `techmap` are used to map LUTs; converting primitive cell types to use `$lut` and SB_CARRY cells. Note that the iCE40 flow uses `abc9` rather than `abc`. For more on what these do, and what the difference between these two commands are, refer to *The ABC toolbox*.

Listing 2.20: map_luts section

```bash
abc (only if -abc2)
ice40_opt (only if -abc2)
technmap -map +/ice40/latches_map.v
simplemap (if -noabc or -flowmap)
technmap -map +/gate2lut.v -D LUT_WIDTH=4 (only if -noabc)
flowmap -maxlut 4 (only if -flowmap)
read_verilog -D ICE40_HX -icells -lib -specify +/ice40/abc9_model.v
abc9 -W 250
ice40_wrapcarry -unwrap
technmap -map +/ice40/ff_map.v
clean
opt_lut -tech ice40
```

Finally we use `techmap` to map the generic `$lut` cells to iCE40 SB_LUT4 cells.

Fig. 2.15: rdata output after *map_luts section*

2.2. Synthesis starter
The new commands here are:

- **blackbox**
- **check**
- **hierarchy**

The next section of the iCE40 synth flow performs some sanity checking and final tidy up:

These commands tend to either be in the `map_cells section` or after the `check section` depending on the flow.

### 2.2.7 Final steps

The next section of the iCE40 synth flow performs some sanity checking and final tidy up:

```
Listing 2.22: check section

techmap -map +/ice40/cells_map.v (skip if -vpr)
clean
```

**See also**

Advanced usage docs for

- *Technology mapping*
- *The ABC toolbox*

**Other cells**

The following commands may also be used for mapping other cells:

- **hilormap**
  
  Some architectures require special driver cells for driving a constant hi or lo value. This command replaces simple constants with instances of such driver cells.

- **iopadmap**
  
  Top-level input/outputs must usually be implemented using special I/O-pad cells. This command inserts such cells to the design.

These commands tend to either be in the `map_cells section` or after the `check section` depending on the flow.
• **blackbox - convert modules into blackbox modules.**

The output from **stat** is useful for checking resource utilization; providing a list of cells used in the design and the number of each, as well as the number of other resources used such as wires and processes. For this design, the final call to **stat** should look something like the following:

```
yosys> stat -top fifo

17. Printing statistics.

=== fifo ===

  Number of wires: 94
  Number of wire bits: 260
  Number of public wires: 94
  Number of public wire bits: 260
  Number of ports: 7
  Number of port bits: 29
  Number of memories: 0
  Number of memory bits: 0
  Number of processes: 0
  Number of cells: 138
  $scopeinfo 2
   SB_CARRY 26
   SB_DFF 26
   SB_DFFER 25
   SB_LUT4 58
   SB_RAM40_4K 1
```

Note that the **-top fifo** here is optional. **stat** will automatically use the module with the **top** attribute set, which **fifo** was when we called **hierarchy**. If no module is marked **top**, then stats will be shown for each module selected.

The **stat** output is also useful as a kind of sanity-check: Since we have already run **proc**, we wouldn’t expect there to be any processes. We also expect **data** to use hard memory; if instead of an **SB_RAM40_4K** saw a high number of flip-flops being used we might suspect something was wrong.

If we instead called **stat** immediately after **read_verilog fifo.v** we would see something very different:

```
yosys> stat

2. Printing statistics.

=== fifo ===

  Number of wires: 28
  Number of wire bits: 219
  Number of public wires: 9
  Number of public wire bits: 45
  Number of ports: 7
  Number of port bits: 29
  Number of memories: 1
  Number of memory bits: 2048
  Number of processes: 3
  Number of cells: 9
```

(continues on next page)
Notice how `fifo` and `addr_gen` are listed separately, and the statistics for `fifo` show 2 `addr_gen` modules. Because this is before the memory has been mapped, we also see that there is 1 memory with 2048 memory bits; matching our 8-bit wide data memory with 256 values ($8 \times 256 = 2048$).

**Synthesis output**

The iCE40 synthesis flow has the following output modes available:

- `write_blif` - write design to BLIF file,
- `write_edif` - write design to EDIF netlist file, and
- `write_json` - write design to a JSON file.

As an example, if we called `synth_ice40 -top fifo -json fifo.json`, our synthesized `fifo` design will be output as `fifo.json`. We can then read the design back into Yosys with `read_json`, but make sure you use `design -reset` or open a new interactive terminal first. The JSON output we get can also be loaded into nextpnr to do place and route; but that is beyond the scope of this documentation.

🔗 **See also**

`synth_ice40` - synthesis for iCE40 FPGAs
2.3 Scripting in Yosys

On the previous page we went through a synthesis script, running each command in the interactive Yosys shell. On this page, we will be introducing the script file format and how you can make your own synthesis scripts.

Yosys script files typically use the .ys extension and contain a set of commands for Yosys to run sequentially. These commands are the same ones we were using on the previous page like `read_verilog` and `hierarchy`.

2.3.1 Script parsing

As with the interactive shell, each command consists of the command name, and an optional whitespace separated list of arguments. Commands are terminated with the newline character, and anything after a hash sign # is a comment (i.e. it is ignored).

It is also possible to terminate commands with a semicolon ;. This is particularly useful in conjunction with the `-p <command>` command line option, where `<command>` can be a string with multiple commands separated by semicolon. In-line comments can also be made with the colon :, where the end of the comment is a semicolon ; or a new line.

Listing 2.23: Using the -p option

```
$ yosys -p "read_verilog fifo.v; :this is a comment; prep"
```

⚠️ Warning

The space after the semicolon is required for correct parsing. `log a;log b;` for example will display `a;log b` instead of `a` and `b` as might be expected.

Another special character that can be used in Yosys scripts is the bang !. Anything after the bang will be executed as a shell command. This can only be terminated with a new line. Any semicolons, hashes, or other special characters will be passed to the shell. If an error code is returned from the shell it will be raised by Yosys. `exec` provides a much more flexible way of executing commands, allowing the output to be logged and more control over when to generate errors.

2.3.2 The synthesis starter script

All of the images and console output used in `Synthesis starter` were generated by Yosys, using Yosys script files found in `docs/source/code_examples/fifo`. If you haven’t already, let’s take a look at some of those script files now.

Listing 2.24: A section of `fifo.ys`, generating the images used for

```
10 echo on
11 hierarchy -top addr_gen
12 select -module addr_gen
13 select -list
14 select t:*
15 select -list
16 select -set new_cells %
```

(continues on next page)
The first command there, `echo` on, uses `echo` to enable command echoes on. This is how we generated the code listing for `hierarchy -top addr_gen output`. Turning command echoes on prints the `yosys> hierarchy -top addr_gen` line, making the output look the same as if it were an interactive terminal. `hierarchy -top addr_gen` is of course the command we were demonstrating, including the output text and an image of the design schematic after running it.

We briefly touched on `select` when it came up in `synth_ice40`, but let’s look at it more now.

Selections intro

The `select` command is used to modify and view the list of selected objects:
When we call `select -module addr_gen` we are changing the currently active selection from the whole design, to just the `addr_gen` module. Notice how this changes the `yosys` at the start of each command to `yosys [addr_gen]`? This indicates that any commands we run at this point will only operate on the `addr_gen` module. When we then call `select -list` we get a list of all objects in the `addr_gen` module, including the module itself, as well as all of the wires, inputs, outputs, processes, and cells.

Next we perform another selection, `select t:*`. The `t:` part signifies we are matching on the cell type, and the `*` means to match anything. For this (very simple) selection, we are trying to find all of the cells, regardless of their type. The active selection is now shown as `[addr_gen]`, indicating some sub-selection of the `addr_gen` module. This gives us the $add and $eq cells, which we want to highlight for the `addr_gen` module after hierarchy image.

We can assign a name to a selection with `select -set`. In our case we are using the name `new_cells`, and telling it to use the current selection, indicated by the `%` symbol. We can then use this named selection by referring to it as `@new_cells`, which we will see later. Then we clear the selection so that the following commands can operate on the full design. While we split that out for this document, we could have done the same thing in a single line by calling `select -set new_cells addr_gen/t:*`. If we know we only have the one module in our design, we can even skip the `addr_gen/` part. Looking further down the `fifo.ys` code we can see this with `select -set new_cells t:$mux t:*dff`. We can also see in that command that selections don’t have to be limited to a single statement.

Many commands also support an optional `[selection]` argument which can be used to override the currently selected objects. We could, for example, call `clean addr_gen` to have `clean` operate on just the `addr_gen` module.

Detailed documentation of the select framework can be found under `Selections` or in the command reference at `select - modify and view the list of selected objects`.

### Displaying schematics

While the `select` command is very useful, sometimes nothing beats being able to see a design for yourself. This is where `show` comes in. Note that this document is just an introduction to the `show` command, only covering the basics. For more information, including a guide on what the different symbols represent, see `A look at the show command` and the `Interactive design investigation` page.

#### Note

The `show` command requires a working installation of GraphViz and `xdot` for displaying the actual circuit diagrams.

This is the first `show` command we called in `fifo.ys`, as we saw above. If we look at the log output for this image we see the following:

```bash
yosys> show -format dot -prefix addr_gen_show addr_gen
```

Writing dot description to `addr_gen_show.dot`
Dumping module addr_gen to page 1.
Fig. 2.17: Calling \texttt{show addr\_gen} after \texttt{hierarchy}

Calling \texttt{show} with \texttt{-format dot} tells it we want to output a .dot file rather than opening it for display. The \texttt{-prefix addr\_gen\_show} option indicates we want the file to be called \texttt{addr\_gen\_show}. Remember, we do this in \texttt{fifo.ys} because we need to store the image for displaying in the documentation you’re reading. But if you just want to display the images locally you can skip these two options. The \texttt{-format} option internally calls the \texttt{dot} command line program from GraphViz to convert to formats other than .dot. Check GraphViz output docs for more on available formats.

\begin{tcolorbox}
\textbf{Note}

If you are using a POSIX based version of Yosys (such as for Mac or Linux), xdot will be opened in the background and Yosys can continue to be used. If it still open, future calls to \texttt{show} will use the same xdot instance.

The \texttt{addr\_gen} at the end tells it we only want the \texttt{addr\_gen} module, just like when we called \texttt{select -module addr\_gen} in \textit{Selections intro}. That last parameter doesn’t have to be a module name, it can be any valid selection string. Remember when we \textit{assigned a name to a selection} and called it \texttt{new\_cells}? We saw in the \texttt{select -list} output that it contained two cells, an \texttt{$add} and an \texttt{$eq}. We can call \texttt{show} on that selection just as easily:

We could have gotten the same output with \texttt{show -notitle t:$add t:$eq} if we didn’t have the named selection. By adding the \texttt{-notitle} flag there we can also get rid of the \texttt{addr\_gen} title that would have been automatically added. The last two images were both added for this introduction. The next image is the first one we saw in \textit{Synthesis starter}: showing the full \texttt{addr\_gen} module while also highlighting \texttt{new\_cells} and the two \texttt{PROC} blocks. To achieve this highlight, we make use of the \texttt{-color} option:

As described in the the \texttt{help} output for \texttt{show} (or by clicking on the \texttt{show} link), colors are specified as \texttt{-color <color> <object>}. Color names for the \texttt{<color>} portion can be found on the GraphViz color docs. Unlike the final \texttt{show} parameter which can have be any selection string, the \texttt{<object>} part must be a single
Fig. 2.18: Calling `show -notitle @new_cells`

Fig. 2.19: Calling `show -color maroon3 @new_cells -color cornflowerblue p:* -notitle`
selection expression or named selection. That means while we can use @new_cells, we couldn’t use t:$eq t:$add. In general, if a command lists [selection] as its final parameter it can be any selection string. Any selections that are not the final parameter, such as those used in options, must be a single expression instead.

For all of the options available to show, check the command reference at show - generate schematics using graphviz.

See also

A look at the show command on the Interactive design investigation page.
While much of Yosys is focused around synthesis, there are also a number of other useful things that can be accomplished with Yosys scripts or in an interactive shell. As such this section is broken into two parts: Synthesis in detail expands on the Synthesis starter and goes into further detail on the major commands used in synthesis; More scripting covers the ways Yosys can interact with designs for a deeper investigation.

3.1 Synthesis in detail

Synthesis can generally be broken down into coarse-grain synthesis, and fine-grain synthesis. We saw this in Synthesis starter where a design was loaded and elaborated and then went through a series of coarse-grain optimizations before being mapped to hard blocks and fine-grain cells. Most commands in Yosys will target either coarse-grain representation or fine-grain representation, with only a select few compatible with both states.

Commands such as proc, fsm, and memory rely on the additional information in the coarse-grain representation, along with a number of optimizations such as wreduce, share, and alumacc. opt provides optimizations which are useful in both states, while techmap is used to convert coarse-grain cells to the corresponding fine-grain representation.

Single-bit cells (logic gates, FFs) as well as LUTs, half-adders, and full-adders make up the bulk of the fine-grain representation and are necessary for commands such as abc/abc9, simplemap, dfflegalize, and memory_map.

3.1.1 Synth commands

Packaged synth_* commands

The following is a list of all synth commands included in Yosys for different platforms. Each command runs a script of sub commands specific to the platform being targeted. Note that not all of these scripts are actively maintained and may not be up-to-date.

- synth_acronix - synthesis for Achronix Speedster22i FPGAs.
- synth_anlogic - synthesis for Anlogic FPGAs
- synth_coolrunner2 - synthesis for Xilinx Coolrunner-II CPLDs
- synth_easic - synthesis for eASIC platform
- synth_ecp5 - synthesis for ECP5 FPGAs
- synth_efinix - synthesis for Efinix FPGAs
- synth_fabulous - FABulous synthesis script
- `synth_gatemate` - synthesis for Cologne Chip GateMate FPGAs
- `synth_gowin` - synthesis for Gowin FPGAs
- `synth_greenpak4` - synthesis for GreenPAK4 FPGAs
- `synth_ice40` - synthesis for iCE40 FPGAs
- `synth_intel` - synthesis for Intel (Altera) FPGAs. (MAX10, Cyclone IV)
- `synth_intel_alm` - synthesis for ALM-based Intel (Altera) FPGAs. (Cyclone V, Arria V, Cyclone 10 GX)
- `synth_lattice` - synthesis for Lattice FPGAs
- `synth_nexus` - synthesis for Lattice Nexus FPGAs
- `synth_quicklogic` - Synthesis for QuickLogic FPGAs
- `synth_sf2` - synthesis for SmartFusion2 and IGLOO2 FPGAs
- `synth_xilinx` - synthesis for Xilinx FPGAs

**General synthesis**

In addition to the above hardware-specific synth commands, there is also `prep` - *generic synthesis script*. This command is limited to coarse-grain synthesis, without getting into any architecture-specific mappings or optimizations. Among other things, this is useful for design verification.

The following commands are executed by the `prep` command:

```
begin:
  hierarchy -check [-top <top> | -auto-top]

coarse:
  proc [-ifx]
  flatten  (if -flatten)
  future
  opt_expr -keepdc
  opt_clean
  check
  opt -noff -keepdc
  wreduce -keepdc [-memx]
  memory_dff   (if -rdff)
  memory_memx  (if -memx)
  opt_clean
  memory_collect
  opt -noff -keepdc -fast

check:
  stat
  check
```

*Synthesis starter* covers most of these commands and what they do.
3.1.2 Converting process blocks

The Verilog frontend converts always-blocks to RTL netlists for the expressions and “processess” for the control- and memory elements. The proc command then transforms these “processess” to netlists of RTL multiplexer and register cells. It also is a macro command that calls the other proc_* commands in a sensible order:

Listing 3.1: Passes called by proc

```
proc_clean  # removes empty branches and processes
proc_rmdead # removes unreachable branches
proc_prune
proc_init   # special handling of "initial" blocks
proc_arst  # identifies modeling of async resets
proc_rom
proc_mux    # converts decision trees to multiplexer networks
proc_dlatch
proc_diff   # extracts registers from processes
proc_memwr
proc_clean  # this should remove all the processes, provided all went fine
opt_expr -keepdc
```

After all the proc_* commands, opt_expr is called. This can be disabled by calling proc -noopt. For more information about proc, such as disabling certain sub commands, see proc - translate processes to netlists.

Many commands can not operate on modules with “processess” in them. Usually a call to proc is the first command in the actual synthesis procedure after design elaboration.

Example

docs/source/code_examples/synth_flow.

Listing 3.2: proc_01.v

```
module test(input D, C, R, output reg Q);
  always @ (posedge C, posedge R)
    if (R)
      Q <= 0;
    else
      Q <= D;
endmodule
```

Listing 3.3: proc_01.ys

```
read_verilog proc_01.v
hierarchy -check -top test
proc;;
```

Listing 3.4: proc_02.v

```
module test(input D, C, R, RV, output reg Q);
  always @(posedge C, posedge R)
```

(continues on next page)
if (R)
    Q <= RV;
else
    Q <= D;
endmodule

Listing 3.5: proc_02.ys

read_verilog proc_02.v
hierarchy -check -top test
proc;;

Listing 3.6: proc_03.ys

read_verilog proc_03.v
hierarchy -check -top test
proc;;

Listing 3.7: proc_03.v

module test(input A, B, C, D, E,
            output reg Y);
    always @* begin
        Y <= A;
        if (B)
            Y <= C;
        if (D)
            Y <= E;
    endmodule

(continues on next page)
end
endmodule

3.1.3 FSM handling

The `fsm` command identifies, extracts, optimizes (re-encodes), and re-synthesizes finite state machines. It again is a macro that calls a series of other commands:

Listing 3.8: Passes called by `fsm`

```plaintext
# Identify and extract FSMs:
fsm_detect
fsm_extract

# Basic optimizations:
fsm_opt
opt_clean
fsm_opt

# Expanding to nearby gate-logic (if called with -expand):
fsm_expand
opt_clean
fsm_opt

# Re-code FSM states (unless called with -norecode):
fsm_recode

# Print information about FSMs:
fsm_info

# Export FSMs in KISS2 file format (if called with -export):
fsm_export

# Map FSMs to RTL cells (unless called with -nomap):
fsm_map

See also `fsm - extract and optimize finite state machines`.

The algorithms used for FSM detection and extraction are influenced by a more general reported technique [STGR10].

FSM detection

The `fsm_detect` pass identifies FSM state registers. It sets the `fsm_encoding = "auto"` attribute on any (multi-bit) wire that matches the following description:

- Does not already have the `fsm_encoding` attribute.
- Is not an output of the containing module.
- Is driven by single $dff or $adff cell.
- The $D-Input of this $dff or $adff cell is driven by a multiplexer tree that only has constants or the old state value on its leaves.
- The state value is only used in the said multiplexer tree or by simple relational cells that compare the state value to a constant (usually $eq$ cells).

This heuristic has proven to work very well. It is possible to overwrite it by setting \fsm_encoding = "auto" on registers that should be considered FSM state registers and setting \fsm_encoding = "none" on registers that match the above criteria but should not be considered FSM state registers.

Note however that marking state registers with \fsm_encoding that are not suitable for FSM recoding can cause synthesis to fail or produce invalid results.

**FSM extraction**

The \texttt{fsm_extract} pass operates on all state signals marked with the (\fsm_encoding != "none") attribute. For each state signal the following information is determined:

- The state registers
- The asynchronous reset state if the state registers use asynchronous reset
- All states and the control input signals used in the state transition functions
- The control output signals calculated from the state signals and control inputs
- A table of all state transitions and corresponding control inputs- and outputs

The state registers (and asynchronous reset state, if applicable) is simply determined by identifying the driver for the state signal.

From there the $mux$-tree driving the state register inputs is recursively traversed. All select inputs are control signals and the leaves of the $mux$-tree are the states. The algorithm fails if a non-constant leaf that is not the state signal itself is found.

The list of control outputs is initialized with the bits from the state signal. It is then extended by adding all values that are calculated by cells that compare the state signal with a constant value.

In most cases this will cover all uses of the state register, thus rendering the state encoding arbitrary. If however a design uses e.g. a single bit of the state value to drive a control output directly, this bit of the state signal will be transformed to a control output of the same value.

Finally, a transition table for the FSM is generated. This is done by using the ConstEval C++ helper class (defined in kernel/consteval.h) that can be used to evaluate parts of the design. The ConstEval class can be asked to calculate a given set of result signals using a set of signal-value assignments. It can also be passed a list of stop-signals that abort the ConstEval algorithm if the value of a stop-signal is needed in order to calculate the result signals.

The \texttt{fsm_extract} pass uses the ConstEval class in the following way to create a transition table. For each state:

1. Create a ConstEval object for the module containing the FSM
2. Add all control inputs to the list of stop signals
3. Set the state signal to the current state
4. Try to evaluate the next state and control output
5. If step 4 was not successful:
   - Recursively goto step 4 with the offending stop-signal set to 0.
   - Recursively goto step 4 with the offending stop-signal set to 1.
6. If step 4 was successful: Emit transition
Finally a $\text{fsm}$ cell is created with the generated transition table and added to the module. This new cell is connected to the control signals and the old drivers for the control outputs are disconnected.

**FSM optimization**

The $\text{fsm\_opt}$ pass performs basic optimizations on $\text{fsm}$ cells (not including state recoding). The following optimizations are performed (in this order):

- Unused control outputs are removed from the $\text{fsm}$ cell. The attribute $\text{unused\_bits}$ (that is usually set by the $\text{opt\_clean}$ pass) is used to determine which control outputs are unused.
- Control inputs that are connected to the same driver are merged.
- When a control input is driven by a control output, the control input is removed and the transition table altered to give the same performance without the external feedback path.
- Entries in the transition table that yield the same output and only differ in the value of a single control input bit are merged and the different bit is removed from the sensitivity list (turned into a don’t-care bit).
- Constant inputs are removed and the transition table is altered to give an unchanged behaviour.
- Unused inputs are removed.

**FSM recoding**

The $\text{fsm\_recode}$ pass assigns new bit pattern to the states. Usually this also implies a change in the width of the state signal. At the moment of this writing only one-hot encoding with all-zero for the reset state is supported.

The $\text{fsm\_recode}$ pass can also write a text file with the changes performed by it that can be used when verifying designs synthesized by Yosys using Synopsys Formality.

### 3.1.4 Memory handling

**The memory command**

In the RTL netlist, memory reads and writes are individual cells. This makes consolidating the number of ports for a memory easier. The $\text{memory}$ pass transforms memories to an implementation. Per default that is logic for address decoders and registers. It also is a macro command that calls the other common $\text{memory\_*}$ passes in a sensible order:

```
Listing 3.9: Passes called by memory
```

```
\begin{verbatim}
opt_mem
opt_mem_priority
opt_mem_feedback
memory_bmux2rom
memory_diff
opt_clean
memory_share
opt_mem_widen
memory_memx
\end{verbatim}

(when called with \text{-memx})

opt_clean
memory_collect
```

(continues on next page)
Some quick notes:

- `memory_dff` merges registers into the memory read- and write cells.
- `memory_collect` collects all read and write cells for a memory and transforms them into one multi-port memory cell.
- `memory_map` takes the multi-port memory cell and transforms it to address decoder logic and registers.

For more information about `memory`, such as disabling certain sub commands, see `memory - translate memories to basic cells`.

Example

docs/source/code_examples/synth_flow.

Listing 3.10: memory_01.ys

```
memory_bram -rules <bram_rules> (when called with -bram)
memory_map (skipped if called with -nomap)
```

```
read_verilog memory_01.v
hierarchy -check -top test
proc;; memory; opt
```

Listing 3.11: memory_01.v

```
module test(input CLK, ADDR,
            input [7:0] DIN,
            output reg [7:0] DOUT);
    reg [7:0] mem [0:1];
    always @(posedge CLK) begin
        mem[ADDR] <= DIN;
        DOUT <= mem[ADDR];
    end
endmodule
```

Listing 3.12: memory_02.v

```
module test(
    input WR1_CLK, WR2_CLK,
)`
input WR1_WEN, WR2_WEN,
input [7:0] WR1_ADDR, WR2_ADDR,
input [7:0] WR1_DATA, WR2_DATA,
input RD1_CLK, RD2_CLK,
input [7:0] RD1_ADDR, RD2_ADDR,
output reg [7:0] RD1_DATA, RD2_DATA
);

reg [7:0] memory [0:255];

always @(posedge WR1_CLK)
  if (WR1_WEN)
    memory[WR1_ADDR] <= WR1_DATA;

always @(posedge WR2_CLK)
  if (WR2_WEN)
    memory[WR2_ADDR] <= WR2_DATA;

always @(posedge RD1_CLK)
  RD1_DATA <= memory[RD1_ADDR];

always @(posedge RD2_CLK)
  RD2_DATA <= memory[RD2_ADDR];

endmodule

Listing 3.13: memory_02.ys

read_verilog memory_02.v
hierarchy -check -top test
proc;; memory -nomap
opt -mux_undef -mux_bool

Memory mapping

Usually it is preferred to use architecture-specific RAM resources for memory. For example:

memory -nomap
memory_libmap -lib my_memory_map.txt
techmap -map my_memory_map.v
memory_map

memory_libmap attempts to convert memory cells ($mem_v2 etc) into hardware supported memory using a provided library (my_memory_map.txt in the example above). Where necessary, emulation logic is added to ensure functional equivalence before and after this conversion. techmap -map my_memory_map.v then uses techmap to map to hardware primitives. Any leftover memory cells unable to be converted are then picked up by memory_map and mapped to DFFs and address decoders.

Note

More information about what mapping options are available and associated costs of each can be found
by enabling debug outputs. This can be done with the `debug` command, or by using the `-g` flag when calling Yosys to globally enable debug messages.

For more on the lib format for `memory_libmap`, see `passes/memory/memlib.md`

**Supported memory patterns**

Note that not all supported patterns are included in this document, of particular note is that combinations of multiple patterns should generally work. For example, `wbe` could be used in conjunction with any of the simple dual port (SDP) models. In general if a hardware memory definition does not support a given configuration, additional logic will be instantiated to guarantee behaviour is consistent with simulation.

**Notes**

**Memory kind selection**

The memory inference code will automatically pick target memory primitive based on memory geometry and features used. Depending on the target, there can be up to four memory primitive classes available for selection:

- **FF RAM (aka logic):** no hardware primitive used, memory lowered to a bunch of FFs and multiplexers
  - Can handle arbitrary number of write ports, as long as all write ports are in the same clock domain
  - Can handle arbitrary number and kind of read ports
- **LUT RAM (aka distributed RAM):** uses LUT storage as RAM
  - Supported on most FPGAs (with notable exception of ice40)
  - Usually has one synchronous write port, one or more asynchronous read ports
  - Small
  - Will never be used for ROMs (lowering to plain LUTs is always better)
- **Block RAM:** dedicated memory tiles
  - Supported on basically all FPGAs
  - Supports only synchronous reads
  - Two ports with separate clocks
  - Usually supports true dual port (with notable exception of ice40 that only supports SDP)
  - Usually supports asymmetric memories and per-byte write enables
  - Several kilobits in size
- **Huge RAM:**
  - Only supported on several targets:
    * Some Xilinx UltraScale devices (UltraRAM)
      - Two ports, both with mutually exclusive synchronous read and write
      - Single clock
· Initial data must be all-0
  * Some ice40 devices (SPRAM)
    · Single port with mutually exclusive synchronous read and write
    · Does not support initial data
  * Nexus (large RAM)
    · Two ports, both with mutually exclusive synchronous read and write
    · Single clock
      – Will not be automatically selected by memory inference code, needs explicit opt-in via ram_style attribute

In general, you can expect the automatic selection process to work roughly like this:

• If any read port is asynchronous, only LUT RAM (or FF RAM) can be used.
• If there is more than one write port, only block RAM can be used, and this needs to be a hardware-supported true dual port pattern
  – ... unless all write ports are in the same clock domain, in which case FF RAM can also be used, but this is generally not what you want for anything but really small memories
• Otherwise, either FF RAM, LUT RAM, or block RAM will be used, depending on memory size

This process can be overridden by attaching a ram_style attribute to the memory:

• (* ram_style = “logic” *) selects FF RAM
• (* ram_style = “distributed” *) selects LUT RAM
• (* ram_style = “block” *) selects block RAM
• (* ram_style = “huge” *) selects huge RAM

It is an error if this override cannot be realized for the given target.

Many alternate spellings of the attribute are also accepted, for compatibility with other software.

**Initial data**

Most FPGA targets support initializing all kinds of memory to user-provided values. If explicit initialization is not used the initial memory value is undefined. Initial data can be provided by either initial statements writing memory cells one by one of $readmemh or $readmemb system tasks. For an example pattern, see sr_init.

**Write port with byte enables**

• Byte enables can be used with any supported pattern
• To ensure that multiple writes will be merged into one port, they need to have disjoint bit ranges, have the same address, and the same clock
• Any write enable granularity will be accepted (down to per-bit write enables), but using smaller granularity than natively supported by the target is very likely to be inefficient (eg. using 4-bit bytes on ECP5 will result in either padding the bytes with 5 dummy bits to native 9-bit units or splitting the RAM into two block RAMs)
Simple dual port (SDP) memory patterns

Asynchronous-read SDP

- This will result in LUT RAM on supported targets

```verilog
goal [31:0] mem [2**ADDR_WIDTH - 1:0];
always @ (posedge clk) begin
  if (write_enable[0])
    mem[write_addr][7:0] <= write_data[7:0];
  if (write_enable[1])
    mem[write_addr][15:8] <= write_data[15:8];
  if (write_enable[2])
    mem[write_addr][23:16] <= write_data[23:16];
  if (write_enable[3])
    mem[write_addr][31:24] <= write_data[31:24];
  if (read_enable)
    read_data <= mem[read_addr];
end
```

Synchronous SDP with clock domain crossing

- Will result in block RAM or LUT RAM depending on size
- No behavior guarantees in case of simultaneous read and write to the same address

```verilog
goal [DATA_WIDTH - 1:0] mem [2**ADDR_WIDTH - 1:0];
always @(posedge clk)
  if (write_enable)
    mem[write_addr] <= write_data;
assign read_data = mem[read_addr];
```

```verilog
goal [DATA_WIDTH - 1:0] mem [2**ADDR_WIDTH - 1:0];
always @(posedge write_clk) begin
  if (write_enable)
    mem[write_addr] <= write_data;
end
always @(posedge read_clk) begin
  if (read_enable)
    read_data <= mem[read_addr];
end
```
Synchronous SDP read first

- The read and write parts can be in the same or different processes.
- Will result in block RAM or LUT RAM depending on size
- As long as the same clock is used for both, yosys will ensure read-first behavior. This may require extra circuitry on some targets for block RAM. If this is not necessary, use one of the patterns below.

```verilog
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];

always @(posedge clk) begin
  if (write_enable)
    mem[write_addr] <= write_data;
  if (read_enable)
    read_data <= mem[read_addr];
end
```

Synchronous SDP with undefined collision behavior

- Like above, but the read value is undefined when read and write ports target the same address in the same cycle

```verilog
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];

always @(posedge clk) begin
  if (write_enable)
    mem[write_addr] <= write_data;

  if (read_enable) begin
    read_data <= mem[read_addr];
  end

  if (write_enable && read_addr == write_addr)
    // this if block
    read_data <= 'x;
end
```

- Or below, using the no_rw_check attribute

```verilog
(* no_rw_check *)
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];

always @(posedge clk) begin
  if (write_enable)
    mem[write_addr] <= write_data;

  if (read_enable)
    read_data <= mem[read_addr];
end
```
Synchronous SDP with write-first behavior

- Will result in block RAM or LUT RAM depending on size
- May use additional circuitry for block RAM if write-first is not natively supported. Will always use additional circuitry for LUT RAM.

```verilog
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];

always @(posedge clk) begin
  if (write_enable)
    mem[write_addr] <= write_data;
  if (read_enable) begin
    read_data <= mem[read_addr];
    if (write_enable && read_addr == write_addr)
      read_data <= write_data;
  end
end
```

Synchronous SDP with write-first behavior (alternate pattern)

- This pattern is supported for compatibility, but is much less flexible than the above

```verilog
reg [ADDR_WIDTH - 1 : 0] read_addr_reg;
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];

always @(posedge clk) begin
  if (write_enable)
    mem[write_addr] <= write_data;
    read_addr_reg <= read_addr;
end

assign read_data = mem[read_addr_reg];
```

Single-port RAM memory patterns

Asynchronous-read single-port RAM

- Will result in single-port LUT RAM on supported targets

```verilog
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];
always @(posedge clk)
  if (write_enable)
    mem[addr] <= write_data;
assign read_data = mem[addr];
```
Synchronous single-port RAM with mutually exclusive read/write

- Will result in single-port block RAM or LUT RAM depending on size
- This is the correct pattern to infer ice40 SPRAM (with manual ram_style selection)
- On targets that don’t support read/write block RAM ports (eg. ice40), will result in SDP block RAM instead
- For block RAM, will use “NO_CHANGE” mode if available

```vhdl
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];

always @(posedge clk) begin
  if (write_enable)
    mem[addr] <= write_data;
  else if (read_enable)
    read_data <= mem[addr];
end
```

Synchronous single-port RAM with read-first behavior

- Will only result in single-port block RAM when read-first behavior is natively supported; otherwise, SDP RAM with additional circuitry will be used
- Many targets (Xilinx, ECP5, ...) can only natively support read-first/write-first single-port RAM (or TDP RAM) where the write_enable signal implies the read_enable signal (ie. can never write without reading). The memory inference code will run a simple SAT solver on the control signals to determine if this is the case, and insert emulation circuitry if it cannot be easily proven.

```vhdl
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];

always @(posedge clk) begin
  if (write_enable)
    mem[addr] <= write_data;
  if (read_enable)
    read_data <= mem[addr];
end
```

Synchronous single-port RAM with write-first behavior

- Will result in single-port block RAM or LUT RAM when supported
- Block RAMs will require extra circuitry if write-first behavior not natively supported

```vhdl
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];

always @(posedge clk) begin
  if (write_enable)
    mem[addr] <= write_data;
  if (read_enable)
    if (write_enable)
      read_data <= write_data;
end
```

(continues on next page)
else
    read_data <= mem[addr];
end

Synchronous read port with initial value

- Initial read port values can be combined with any other supported pattern
- If block RAM is used and initial read port values are not natively supported by the target, small emulation circuit will be inserted

```verilog
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];
reg [DATA_WIDTH - 1 : 0] read_data;
initial read_data = 'h1234;
always @(posedge clk) begin
    if (write_enable)
        mem[write_addr] <= write_data;
    if (read_enable)
        read_data <= mem[read_addr];
end
```

Read register reset patterns

Resets can be combined with any other supported pattern (except that synchronous reset and asynchronous reset cannot both be used on a single read port). If block RAM is used and the selected reset (synchronous or asynchronous) is used but not natively supported by the target, small emulation circuitry will be inserted.

Synchronous reset, reset priority over enable

```verilog
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];
always @(posedge clk) begin
    if (write_enable)
        mem[write_addr] <= write_data;
    if (read_reset)
        read_data <= 'h1234;
    else if (read_enable)
        read_data <= mem[read_addr];
end
```
Synchronous reset, enable priority over reset

```vhdl
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];

always @(posedge clk) begin
    if (write_enable)
        mem[write_addr] <= write_data;
    if (read_enable)
        if (read_reset)
            read_data <= 'h1234;
        else
            read_data <= mem[read_addr];
end
```

Synchronous read port with asynchronous reset

```vhdl
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];

always @(posedge clk) begin
    if (write_enable)
        mem[write_addr] <= write_data;
end

always @(posedge clk, posedge read_reset) begin
    if (read_reset)
        read_data <= 'h1234;
    else if (read_enable)
        read_data <= mem[read_addr];
end
```

Asymmetric memory patterns

To construct an asymmetric memory (memory with read/write ports of differing widths):

- Declare the memory with the width of the narrowest intended port
- Split all wide ports into multiple narrow ports
- To ensure the wide ports will be correctly merged:
  - For the address, use a concatenation of actual address in the high bits and a constant in the low bits
  - Ensure the actual address is identical for all ports belonging to the wide port
  - Ensure that clock is identical
  - For read ports, ensure that enable/reset signals are identical (for write ports, the enable signal may vary — this will result in using the byte enable functionality)

Asymmetric memory is supported on all targets, but may require emulation circuitry where not natively supported. Note that when the memory is larger than the underlying block RAM primitive, hardware asymmetric memory support is likely not to be used even if present as it is more expensive.
Wide synchronous read port

```verilog
reg [7:0] mem [0:255];
wire [7:0] write_addr;
wire [5:0] read_addr;
wire [7:0] write_data;
reg [31:0] read_data;

always @(posedge clk) begin
  if (write_enable)
    mem[write_addr] <= write_data;
  if (read_enable) begin
    read_data[7:0] <= mem[{read_addr, 2'b00}];
    read_data[15:8] <= mem[{read_addr, 2'b01}];
    read_data[23:16] <= mem[{read_addr, 2'b10}];
    read_data[31:24] <= mem[{read_addr, 2'b11}];
  end
end
```

Wide asynchronous read port

- Note: the only target natively supporting this pattern is Xilinx UltraScale

```verilog
reg [7:0] mem [0:511];
wire [8:0] write_addr;
wire [5:0] read_addr;
wire [7:0] write_data;
wire [63:0] read_data;

always @(posedge clk) begin
  if (write_enable)
    mem[write_addr] <= write_data;
end

assign read_data[7:0] = mem[{read_addr, 3'b000}];
assign read_data[15:8] = mem[{read_addr, 3'b001}];
assign read_data[23:16] = mem[{read_addr, 3'b010}];
assign read_data[31:24] = mem[{read_addr, 3'b011}];
assign read_data[39:32] = mem[{read_addr, 3'b100}];
assign read_data[47:40] = mem[{read_addr, 3'b101}];
assign read_data[55:48] = mem[{read_addr, 3'b110}];
assign read_data[63:56] = mem[{read_addr, 3'b111}];
```
Wide write port

```verilog
reg [7:0] mem [0:255];
wire [5:0] write_addr;
wire [7:0] read_addr;
wire [31:0] write_data;
reg [7:0] read_data;

always @(posedge clk) begin
  if (write_enable[0])
    mem[write_addr, 2'b00] <= write_data[7:0];
  if (write_enable[1])
    mem[write_addr, 2'b01] <= write_data[15:8];
  if (write_enable[2])
    mem[write_addr, 2'b10] <= write_data[23:16];
  if (write_enable[3])
    mem[write_addr, 2'b11] <= write_data[31:24];
  if (read_enable)
    read_data <= mem[read_addr];
end
```

True dual port (TDP) patterns

- Many different variations of true dual port memory can be created by combining two single-port RAM patterns on the same memory
- When TDP memory is used, memory inference code has much less maneuver room to create requested semantics compared to individual single-port patterns (which can end up lowered to SDP memory where necessary) — supported patterns depend strongly on the target
- In particular, when both ports have the same clock, it’s likely that “undefined collision” mode needs to be manually selected to enable TDP memory inference
- The examples below are non-exhaustive — many more combinations of port types are possible
- Note: if two write ports are in the same process, this defines a priority relation between them (if both ports are active in the same clock, the later one wins). On almost all targets, this will result in a bit of extra circuitry to ensure the priority semantics. If this is not what you want, put them in separate processes.
  - Priority is not supported when using the verific front end and any priority semantics are ignored.

TDP with different clocks, exclusive read/write

```verilog
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];

always @(posedge clk_a) begin
  if (write_enable_a)
    mem[addr_a] <= write_data_a;
  else if (read_enable_a)
    read_data_a <= mem[addr_a];
end
```

(continues on next page)
always @(posedge clk_b) begin
    if (write_enable_b)
        mem[addr_b] <= write_data_b;
    else if (read_enable_b)
        read_data_b <= mem[addr_b];
end

TDP with same clock, read-first behavior

- This requires hardware inter-port read-first behavior, and will only work on some targets (Xilinx, Nexus)

```verilog
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];

always @(posedge clk) begin
    if (write_enable_a)
        mem[addr_a] <= write_data_a;
    if (read_enable_a)
        read_data_a <= mem[addr_a];
end

TDP with multiple read ports

- The combination of a single write port with an arbitrary amount of read ports is supported on all targets — if a multi-read port primitive is available (like Xilinx RAM64M), it’ll be used as appropriate. Otherwise, the memory will be automatically split into multiple primitives.

```verilog
reg [31:0] mem [0:31];

always @(posedge clk) begin
    if (write_enable)
        mem[write_addr] <= write_data;
end

assign read_data_a = mem[read_addr_a];
assign read_data_b = mem[read_addr_b];
assign read_data_c = mem[read_addr_c];```
Patterns only supported with Verific

Synchronous SDP with write-first behavior via blocking assignments

- Use `sdp_wf` for compatibility with Yosys Verilog frontend.

```verilog
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];

always @(posedge clk) begin
  if (write_enable)
    mem[write_addr] = write_data;
  if (read_enable)
    read_data <= mem[read_addr];
end
```

Asymmetric memories via part selection

- Build wide ports out of narrow ports instead (see `wide_sr`) for compatibility with Yosys Verilog frontend.

```verilog
reg [31:0] mem [2**ADDR_WIDTH - 1 : 0];
wire [1:0] byte_lane;
wire [7:0] write_data;

always @(posedge clk) begin
  if (write_enable)
    mem[write_addr][byte_lane * 8 +: 8] <= write_data;
  if (read_enable)
    read_data <= mem[read_addr];
end
```

Undesired patterns

Asynchronous writes

- Not supported in modern FPGAs
- Not supported in yosys code anyhow

```verilog
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];

always @* begin
  if (write_enable)
    mem[write_addr] = write_data;
end

assign read_data = mem[read_addr];
```
3.1.5 Optimization passes

Yosys employs a number of optimizations to generate better and cleaner results. This chapter outlines these optimizations.

The \texttt{opt} macro command

The Yosys pass \texttt{opt} runs a number of simple optimizations. This includes removing unused signals and cells and const folding. It is recommended to run this pass after each major step in the synthesis script. As listed in \texttt{opt - perform simple optimizations}, this macro command calls the following \texttt{opt}\_\* commands:

\begin{lstlisting}[language=sh]
\texttt{opt_expr}
\texttt{opt_merge -nomux}
\texttt{do}
  \texttt{opt_muxtree}
  \texttt{opt_reduce}
  \texttt{opt_merge}
  \texttt{opt_share \{\texttt{-full} only\}}
  \texttt{opt_diff \{\texttt{except when called with \texttt{-noff}\}\}}
  \texttt{opt_clean}
  \texttt{opt_expr}
\texttt{while <changed design>}
\end{lstlisting}

Constant folding and simple expression rewriting - \texttt{opt_expr}

This pass performs constant folding on the internal combinational cell types described in \\textit{Internal cell library}. This means a cell with all constant inputs is replaced with the constant value this cell drives. In some cases this pass can also optimize cells with some constant inputs.

\begin{table}[h]
\centering
\begin{tabular}{|c|c|c|}
\hline
A-Input & B-Input & Replacement \\
\hline
any & 0 & 0 \\
0 & any & 0 \\
1 & 1 & 1 \\
X/Z & X/Z & X \\
1 & X/Z & X \\
X/Z & 1 & X \\
any & X/Z & 0 \\
X/Z & any & 0 \\
a & 1 & a \\
1 & b & b \\
\hline
\end{tabular}
\caption{Const folding rules for \$\_AND\_$ cells as used in \texttt{opt_expr}.}
\end{table}

Table 3.1 shows the replacement rules used for optimizing an \$\_AND\_$ gate. The first three rules implement the obvious const folding rules. Note that ‘any’ might include dynamic values calculated by other parts of the circuit. The following three lines propagate undef (X) states. These are the only three cases in which it is allowed to propagate an undef according to Sec. 5.1.10 of IEEE Std. 1364-2005 [A+06].
The next two lines assume the value 0 for undefined states. These two rules are only used if no other substitutions are possible in the current module. If other substitutions are possible they are performed first, in the hope that the ‘any’ will change to an undefined value or a 1 and therefore the output can be set to undefined.

The last two lines simply replace an \$_AND_\_ gate with one constant-1 input with a buffer.

Besides this basic const folding the `opt_expr` pass can replace 1-bit wide `\$eq` and `\$ne` cells with buffers or not-gates if one input is constant. Equality checks may also be reduced in size if there are redundant bits in the arguments (i.e. bits which are constant on both inputs). This can, for example, result in a 32-bit wide constant like 255 being reduced to the 8-bit value of 8’11111111 if the signal being compared is only 8-bit as in `addr_gen` module after `opt_expr` clean of Synthesis starter.

The `opt_expr` pass is very conservative regarding optimizing `\$mux` cells, as these cells are often used to model decision-trees and breaking these trees can interfere with other optimizations.

Listing 3.15: example verilog for demonstrating `opt_expr`

```verilog
module uut(
    input a,
    output y, z
);
    assign y = a == a;
    assign z = a != a;
endmodule
```

Merging identical cells - `opt_merge`

This pass performs trivial resource sharing. This means that this pass identifies cells with identical inputs and replaces them with a single instance of the cell.

The option `-nomux` can be used to disable resource sharing for multiplexer cells (`\$mux` and `\$pmux`). This can be useful as it prevents multiplexer trees to be merged, which might prevent `opt_muxtree` to identify possible optimizations.

Listing 3.16: example verilog for demonstrating `opt_merge`

```verilog
module uut(
    input [3:0] a, b,
    output [3:0] y, z
);
    assign y = a + b;
    assign z = b + a;
endmodule
```

Removing never-active branches from multiplexer tree - `opt_muxtree`

This pass optimizes trees of multiplexer cells by analyzing the select inputs. Consider the following simple example:

Listing 3.17: example verilog for demonstrating `opt_muxtree`

```verilog
module uut(
    input a, b, c, d,
    (continues on next page)
```
Fig. 3.1: Before and after \texttt{opt\_expr}
The output can never be $c$, as this would require $a$ to be 1 for the outer multiplexer and 0 for the inner multiplexer. The \textit{opt_muxtree} pass detects this contradiction and replaces the inner multiplexer with a constant 1, yielding the logic for $y = a ? b : d$.

\textbf{Simplifying large MUXes and AND/OR gates - opt\_reduce}

This is a simple optimization pass that identifies and consolidates identical input bits to \texttt{reduce\_and} and \texttt{reduce\_or} cells. It also sorts the input bits to ease identification of shareable \texttt{reduce\_and} and \texttt{reduce\_or} cells in other passes.

This pass also identifies and consolidates identical inputs to multiplexer cells. In this case the new shared select bit is driven using a \texttt{reduce\_or} cell that combines the original select bits.

Lastly this pass consolidates trees of \texttt{reduce\_and} cells and trees of \texttt{reduce\_or} cells to single large \texttt{reduce\_and} or \texttt{reduce\_or} cells.

These three simple optimizations are performed in a loop until a stable result is produced.
Fig. 3.3: Before and after opt_muxtree
Merging mutually exclusive cells with shared inputs - opt_share

This pass identifies mutually exclusive cells of the same type that:

a. share an input signal, and

b. drive the same $mux, $_MUX_, or $pmux multiplexing cell,

allowing the cell to be merged and the multiplexer to be moved from multiplexing its output to multiplexing
the non-shared input signals.

Listing 3.18: example verilog for demonstrating opt_share

```verilog
module uut(
    input [15:0] a, b,
    input sel,
    output [15:0] res,
);
    assign res = {sel ? a + b : a - b};
endmodule
```

Fig. 3.4: Before and after opt_share

When running opt in full, the original $mux (labeled $3) is optimized away by opt_expr.
Performing DFF optimizations - opt_diff

This pass identifies single-bit d-type flip-flops ($\_DFF$, $dff$, and $adff$ cells) with a constant data input and replaces them with a constant driver. It can also merge clock enables and synchronous reset multiplexers, removing unused control inputs.

Called with `-nodffe` and `-nosdff`, this pass is used to prepare a design for FSM handling.

Removing unused cells and wires - opt_clean pass

This pass identifies unused signals and cells and removes them from the design. It also creates an `unused_bits` attribute on wires with unused bits. This attribute can be used for debugging or by other optimization passes.

When to use opt or clean

Usually it does not hurt to call `opt` after each regular command in the synthesis script. But it increases the synthesis time, so it is favourable to only call `opt` when an improvement can be achieved.

It is generally a good idea to call `opt` before inherently expensive commands such as `sat` or `freduce`, as the possible gain is much higher in these cases as the possible loss.

The `clean` command, which is an alias for `opt_clean` with fewer outputs, on the other hand is very fast and many commands leave a mess (dangling signal wires, etc). For example, most commands do not remove any wires or cells. They just change the connections and depend on a later call to clean to get rid of the now unused objects. So the occasional `;;`, which itself is an alias for `clean`, is a good idea in every synthesis script, e.g:

```
hierarchy; proc; opt; memory; opt_expr;; fsm;;
```

Other optimizations

- `wreduce` - reduce the word size of operations if possible
- `peepopt` - collection of peephole optimizers
- `share` - perform sat-based resource sharing
- `abc` and `abc9`, see also: The ABC toolbox.

3.1.6 Technology mapping

Previous chapters outlined how HDL code is transformed into an RTL netlist. The RTL netlist is still based on abstract coarse-grain cell types like arbitrary width adders and even multipliers. This chapter covers how an RTL netlist is transformed into a functionally equivalent netlist utilizing the cell types available in the target architecture.

Technology mapping is often performed in two phases. In the first phase RTL cells are mapped to an internal library of single-bit cells (see Gates). In the second phase this netlist of internal gate types is transformed to a netlist of gates from the target technology library.

When the target architecture provides coarse-grain cells (such as block ram or ALUs), these must be mapped to directly form the RTL netlist, as information on the coarse-grain structure of the design is lost when it is mapped to bit-width gate types.
Cell substitution

The simplest form of technology mapping is cell substitution, as performed by the techmap pass. This pass, when provided with a Verilog file that implements the RTL cell types using simpler cells, simply replaces the RTL cells with the provided implementation.

When no map file is provided, techmap uses a built-in map file that maps the Yosys RTL cell types to the internal gate library used by Yosys. The curious reader may find this map file as `techlibs/common/techmap.v` in the Yosys source tree.

Additional features have been added to techmap to allow for conditional mapping of cells (see `techmap -generic technology mapper`). This can for example be useful if the target architecture supports hardware multipliers for certain bit-widths but not for others.

A usual synthesis flow would first use the techmap pass to directly map some RTL cells to coarse-grain cells provided by the target architecture (if any) and then use techmap with the built-in default file to map the remaining RTL cells to gate logic.

Subcircuit substitution

Sometimes the target architecture provides cells that are more powerful than the RTL cells used by Yosys. For example a cell in the target architecture that can calculate the absolute-difference of two numbers does not match any single RTL cell type but only combinations of cells.

For these cases Yosys provides the extract pass that can match a given set of modules against a design and identify the portions of the design that are identical (i.e. isomorphic subcircuits) to any of the given modules. These matched subcircuits are then replaced by instances of the given modules.

The extract pass also finds basic variations of the given modules, such as swapped inputs on commutative cell types.

In addition to this the extract pass also has limited support for frequent subcircuit mining, i.e. the process of finding recurring subcircuits in the design. This has a few applications, including the design of new coarse-grain architectures [GW13].

The hard algorithmic work done by the extract pass (solving the isomorphic subcircuit problem and frequent subcircuit mining) is performed using the SubCircuit library that can also be used stand-alone without Yosys (see SubCircuit).

Gate-level technology mapping

On the gate-level the target architecture is usually described by a “Liberty file”. The Liberty file format is an industry standard format that can be used to describe the behaviour and other properties of standard library cells.

Mapping a design utilizing the Yosys internal gate library (e.g. as a result of mapping it to this representation using the techmap pass) is performed in two phases.

First the register cells must be mapped to the registers that are available on the target architectures. The target architecture might not provide all variations of d-type flip-flops with positive and negative clock edge, high-active and low-active asynchronous set and/or reset, etc. Therefore the process of mapping the registers might add additional inverters to the design and thus it is important to map the register cells first.

Mapping of the register cells may be performed by using the dfflibmap pass. This pass expects a Liberty file as argument (using the -liberty option) and only uses the register cells from the Liberty file.
Secondly the combinational logic must be mapped to the target architecture. This is done using the external program ABC via the abc pass by using the -liberty option to the pass. Note that in this case only the combinatorial cells are used from the cell library.

Occasionally Liberty files contain trade secrets (such as sensitive timing information) that cannot be shared freely. This complicates processes such as reporting bugs in the tools involved. When the information in the Liberty file used by Yosys and ABC are not part of the sensitive information, the additional tool yosys-filterlib (see yosys-filterlib) can be used to strip the sensitive information from the Liberty file.

3.1.7 The extract pass

- Like the techmap pass, the extract pass is called with a map file. It compares the circuits inside the modules of the map file with the design and looks for sub-circuits in the design that match any of the modules in the map file.
- If a match is found, the extract pass will replace the matching subcircuit with an instance of the module from the map file.
- In a way the extract pass is the inverse of the techmap pass.

Example code can be found in docs/source/code_examples/macc.

```
read_verilog macc_simple_test.v
hierarchy -check -top test;;
```

Fig. 3.5: before extract

```
extract -constports -map macc_simple_xmap.v;;
```

Listing 3.19: macc_simple_test.v

```verilog
module test(a, b, c, d, y);
input [15:0] a, b;
input [31:0] c, d;
output [31:0] y;
assign y = a * b + c + d;
endmodule
```
module macc_16_16_32(a, b, c, y);
  input [15:0] a, b;
  input [31:0] c;
  output [31:0] y;
  assign y = a*b + c;
endmodule

module test(a, b, c, d, x, y);
  input [15:0] a, b, c, d;
  input [31:0] x;
  output [31:0] y;
  assign y = a*b + c*d + x;
endmodule
The wrap-extract-unwrap method

Often a coarse-grain element has a constant bit-width, but can be used to implement operations with a smaller bit-width. For example, a 18x25-bit multiplier can also be used to implement 16x20-bit multiplication.

A way of mapping such elements in coarse grain synthesis is the wrap-extract-unwrap method:

**wrap**

Identify candidate-cells in the circuit and wrap them in a cell with a constant wider bit-width using *techmap*. The wrappers use the same parameters as the original cell, so the information about the original width of the ports is preserved. Then use the *connwrappers* command to connect up the bit-extended in- and outputs of the wrapper cells.

**extract**

Now all operations are encoded using the same bit-width as the coarse grain element. The *extract* command can be used to replace circuits with cells of the target architecture.

**unwrap**

The remaining wrapper cell can be unwrapped using *techmap*.
Example: **DSP48_MACC**

This section details an example that shows how to map MACC operations of arbitrary size to MACC cells with a 18x25-bit multiplier and a 48-bit adder (such as the Xilinx DSP48 cells).

Preconditioning: `macc_xilinx_swap_map.v`

Make sure $A$ is the smaller port on all multipliers

**Listing 3.23: macc_xilinx_swap_map.v**

```v
(* techmap_celltype = "$mul" *)
module mul_swap_ports (A, B, Y);

parameter A_SIGNED = 0;
parameter B_SIGNED = 0;
parameter A_WIDTH = 1;
parameter B_WIDTH = 1;
parameter Y_WIDTH = 1;

input [A_WIDTH-1:0] A;
input [B_WIDTH-1:0] B;
output [Y_WIDTH-1:0] Y;

wire _TECHMAP_FAIL_ = A_WIDTH <= B_WIDTH;

\$mul #( .A_SIGNED(B_SIGNED),
    .B_SIGNED(A_SIGNED),
    .A_WIDTH(B_WIDTH),
    .B_WIDTH(A_WIDTH),
    .Y_WIDTH(Y_WIDTH)
) _TECHMAP_REPLACE_ ( .A(B),
    .B(A),
    .Y(Y)
);
endmodule
```

Wrapping multipliers: `macc_xilinx_wrap_map.v`

**Listing 3.24: macc_xilinx_wrap_map.v**

```v
(* techmap_celltype = "$mul" *)
module mul_wrap (A, B, Y);

parameter A_SIGNED = 0;
parameter B_SIGNED = 0;
parameter A_WIDTH = 1;
parameter B_WIDTH = 1;
parameter Y_WIDTH = 1;

input [A_WIDTH-1:0] A;
input [B_WIDTH-1:0] B;
```
output [Y_WIDTH-1:0] Y;
wire [17:0] A_18 = A;
wire [24:0] B_25 = B;
wire [47:0] Y_48;
assign Y = Y_48;
wire [1023:0] _TECHMAP_DO_ = "proc; clean";

reg _TECHMAP_FAIL_;
initial begin
    _TECHMAP_FAIL_ <= 0;
    if (A_SIGNED || B_SIGNED)
        _TECHMAP_FAIL_ <= 1;
    if (A_WIDTH < 4 || B_WIDTH < 4)
        _TECHMAP_FAIL_ <= 1;
    if (A_WIDTH > 18 || B_WIDTH > 25)
        _TECHMAP_FAIL_ <= 1;
    if (A_WIDTH*B_WIDTH < 100)
        _TECHMAP_FAIL_ <= 1;
end

\$_mul_wrapper #(
    .A_SIGNED(A_SIGNED),
    .B_SIGNED(B_SIGNED),
    .A_WIDTH(A_WIDTH),
    .B_WIDTH(B_WIDTH),
    .Y_WIDTH(Y_WIDTH)
) _TECHMAP_REPLACE_ (
    .A(A_18),
    .B(B_25),
    .Y(Y_48)
);

endmodule

Wrapping adders: macc_xilinx_wrap_map.v

Listing 3.25: macc_xilinx_wrap_map.v

(* techmap_celltype = "$add" *)
module add_wrap (A, B, Y);

    parameter A_SIGNED = 0;
    parameter B_SIGNED = 0;
    parameter A_WIDTH = 1;
    parameter B_WIDTH = 1;
    parameter Y_WIDTH = 1;

    input [A_WIDTH-1:0] A;
    input [B_WIDTH-1:0] B;
    output [Y_WIDTH-1:0] Y;
wire [47:0] A_48 = A;
wire [47:0] B_48 = B;
wire [47:0] Y_48;
assign Y = Y_48;
wire [1023:0] _TECHMAP_DO_ = "proc; clean";

reg _TECHMAP_FAIL_;
initial begin
   _TECHMAP_FAIL_ <= 0;
   if (A_SIGNED || B_SIGNED)
      _TECHMAP_FAIL_ <= 1;
   if (A_WIDTH < 10 && B_WIDTH < 10)
      _TECHMAP_FAIL_ <= 1;
end

//_add_wrapper #(
   .A_SIGNED(A_SIGNED),
   .B_SIGNED(B_SIGNED),
   .A_WIDTH(A_WIDTH),
   .B_WIDTH(B_WIDTH),
   .Y_WIDTH(Y_WIDTH)
) _TECHMAP_REPLACE_ (     
   .A(A_48),
   .B(B_48),
   .Y(Y_48)
);
endmodule

Extract: macc_xilinx_xmap.v

Listing 3.26: macc_xilinx_xmap.v

module DSP48_MACC (a, b, c, y);

input [17:0] a;
input [24:0] b;
input [47:0] c;
output [47:0] y;

assign y = a*b + c;
endmodule

... simply use the same wrapping commands on this module as on the design to create a template for the extract command.

Unwrapping multipliers: macc_xilinx_unwrap_map.v
Listing 3.27: $__mul_wrapper module in macc_xilinx_unwrap_map.v

```verilog
module $__mul_wrapper (A, B, Y);

parameter A_SIGNED = 0;
parameter B_SIGNED = 0;
parameter A_WIDTH = 1;
parameter B_WIDTH = 1;
parameter Y_WIDTH = 1;

input [17:0] A;
inout [24:0] B;
output [47:0] Y;

wire [A_WIDTH-1:0] A_ORIG = A;
wire [B_WIDTH-1:0] B_ORIG = B;
wire [Y_WIDTH-1:0] Y_ORIG;

assign Y = Y_ORIG;

$mul #(
  .A_SIGNED(A_SIGNED),
  .B_SIGNED(B_SIGNED),
  .A_WIDTH(A_WIDTH),
  .B_WIDTH(B_WIDTH),
  .Y_WIDTH(Y_WIDTH)
) _TECHMAP_REPLACE_ ( 
  .A(A_ORIG),
  .B(B_ORIG),
  .Y(Y_ORIG)
);
endmodule
```

Unwrapping adders: macc_xilinx_unwrap_map.v

Listing 3.28: $__add_wrapper module in macc_xilinx_unwrap_map.v

```verilog
module $__add_wrapper (A, B, Y);

parameter A_SIGNED = 0;
parameter B_SIGNED = 0;
parameter A_WIDTH = 1;
parameter B_WIDTH = 1;
parameter Y_WIDTH = 1;

input [47:0] A;
inout [47:0] B;
output [47:0] Y;

wire [A_WIDTH-1:0] A_ORIG = A;
wire [B_WIDTH-1:0] B_ORIG = B;
```

(continues on next page)
Listing 3.29: test1 of macc_xilinx_test.v

module test1(a, b, c, d, e, f, y);
  input [19:0] a, b, c;
  input [15:0] d, e, f;
  output [41:0] y;
  assign y = a*b + c*d + e*f;
endmodule

Listing 3.30: test2 of macc_xilinx_test.v

module test2(a, b, c, d, e, f, y);
  // (continues on next page)
input [19:0] a, b, c;
input [15:0] d, e, f;
output [41:0] y;
assign y = a*b + (c*d + e*f);
endmodule

Wrapping in test1:

```
techmap -map macc_xilinx_wrap_map.v

connwrappers -unsigned $__mul_wrapper Y Y_WIDTH \n    -unsigned $__add_wrapper Y Y_WIDTH;
```

Wrapping in test2:

```
techmap -map macc_xilinx_wrap_map.v

connwrappers -unsigned $__mul_wrapper Y Y_WIDTH \n    -unsigned $__add_wrapper Y Y_WIDTH;
```

Extract in test1:

```
design -push
read_verilog macc_xilinx_xmap.v
techmap -map macc_xilinx_swap_map.v
techmap -map macc_xilinx_wrap_map.v;
design -save __macc_xilinx_xmap
design -pop

e xtract -constports -ignore_parameters \\```

(continues on next page)
3.1. Synthesis in detail
3.1.8 The ABC toolbox

ABC, from the University of California, Berkeley, is a logic toolbox used for fine-grained optimisation and LUT mapping.

Yosys has two different commands, which both use this logic toolbox, but use it in different ways.

The abc pass can be used for both ASIC (e.g. abc -liberty) and FPGA (abc -lut) mapping, but this page will focus on FPGA mapping.
3.1. Synthesis in detail
The abc9 pass generally provides superior mapping quality due to being aware of combination boxes and DFF and LUT timings, giving it a more global view of the mapping problem.

**ABC: the unit delay model, simple and efficient**

The abc pass uses a highly simplified view of an FPGA:

- An FPGA is made up of a network of inputs that connect through LUTs to a network of outputs. These inputs may actually be I/O pins, D flip-flops, memory blocks or DSPs, but ABC is unaware of this.

- Each LUT has 1 unit of delay between an input and its output, and this applies for all inputs of a LUT, and for all sizes of LUT up to the maximum LUT size allowed; e.g. the delay between the input of a LUT2 and its output is the same as the delay between the input of a LUT6 and its output.

- A LUT may take up a variable number of area units. This is constant for each size of LUT; e.g. a LUT4 may take up 1 unit of area, but a LUT5 may take up 2 units of area, but this applies for all LUT4s and LUT5s.

This is known as the “unit delay model”, because each LUT uses one unit of delay.

From this view, the problem ABC has to solve is finding a mapping of the network to LUTs that has the lowest delay, and then optimising the mapping for size while maintaining this delay.

This approach has advantages:

- It is simple and easy to implement.

- Working with unit delays is fast to manipulate.

- It reflects some FPGA families, for example, the iCE40HX/LP fits the assumptions of the unit delay model quite well (almost all synchronous blocks, except for adders).

But this approach has drawbacks, too:

- The network of inputs and outputs with only LUTs means that a lot of combinational cells (multipliers and LUTRAM) are invisible to the unit delay model, meaning the critical path it optimises for is not necessarily the actual critical path.

- LUTs are implemented as multiplexer trees, so there is a delay caused by the result propagating through the remaining multiplexers. This means the assumption of delay being equal isn’t true in physical hardware, and is proportionally larger for larger LUTs.

- Even synchronous blocks have arrival times (propagation delay between clock edge to output changing) and setup times (requirement for input to be stable before clock edge) which affect the delay of a path.

**ABC9: the generalised delay model, realistic and flexible**

ABC9 uses a more detailed and accurate model of an FPGA:

- An FPGA is made up of a network of inputs that connect through LUTs and combinational boxes to a network of outputs. These boxes have specified delays between inputs and outputs, and may have an associated network (“white boxes”) or not (“black boxes”), but must be treated as a whole.

- Each LUT has a specified delay between an input and its output in arbitrary delay units, and this varies for all inputs of a LUT and for all sizes of LUT, but each size of LUT has the same associated delay; e.g. the delay between input A and output is different between a LUT2 and a LUT6, but is constant for all LUT6s.
• A LUT may take up a variable number of area units. This is constant for each size of LUT; e.g. a
LUT4 may take up 1 unit of area, but a LUT5 may take up 2 units of area, but this applies for all
LUT4s and LUT5s.

This is known as the “generalised delay model”, because it has been generalised to arbitrary delay units.
ABC9 doesn’t actually care what units you use here, but the Yosys convention is picoseconds. Note the
introduction of boxes as a concept. While the generalised delay model does not require boxes, they naturally
fit into it to represent combinational delays. Even synchronous delays like arrival and setup can be emulated
with combinational boxes that act as a delay. This is further extended to white boxes, where the mapper is
able to see inside a box, and remove orphan boxes with no outputs, such as adders.

Again, ABC9 finds a mapping of the network to LUTs that has the lowest delay, and then minimises it to
find the lowest area, but it has a lot more information to work with about the network.

The result here is that ABC9 can remove boxes (like adders) to reduce area, optimise better around those
boxes, and also permute inputs to give the critical path the fastest inputs.

### 3.1.9 Mapping to cell libraries

While much of this documentation focuses on the use of Yosys with FPGAs, it is also possible to map to
cell libraries which can be used in designing ASICs. This section will cover a brief example project, available
in the Yosys source code under docs/source/code_examples/intro/. The project contains a simple ASIC
synthesis script (counter.ys), a digital design written in Verilog (counter.v), and a simple CMOS cell
library (mycells.lib). Many of the early steps here are already covered in more detail in the Synthesis
starter document.

#### Note

The counter.ys script includes the commands used to generate the images in this document. Code
snippets in this document skip these commands; including line numbers to allow the reader to follow
along with the source.

To learn more about these commands, check out A look at the show command.

#### A simple counter

First, let’s quickly look at the design:

```verilog
module counter (clk, rst, en, count);

  input clk, rst, en;
  output reg [1:0] count;

  always @(posedge clk)
    if (rst)
      count <= 2'd0;
    else if (en)
      count <= count + 2'd1;

endmodule
```

Listing 3.31: counter.v
This is a simple counter with reset and enable. If the reset signal, \( \text{rst} \), is high then the counter will reset to 0. Otherwise, if the enable signal, \( \text{en} \), is high then the \text{count} register will increment by 1 each rising edge of the clock, \( \text{clk} \).

### Loading the design

Listing 3.32: \texttt{counter.ys} - read design

```markdown
1 # read design
2 read_verilog counter.v
3 hierarchy -check -top counter
```

Our circuit now looks like this:

![Counter Circuit Diagram](image_url)

Fig. 3.7: \texttt{counter} after \texttt{hierarchy}
Coarse-grain representation

Listing 3.33: counter.ys - the high-level stuff

```plaintext
# the high-level stuff
proc; opt
memory; opt
fsm; opt
```

Fig. 3.8: Coarse-grain representation of the counter module

Logic gate mapping

Listing 3.34: counter.ys - mapping to internal cell library

```plaintext
# mapping to internal cell library
techmap; opt
```

Fig. 3.9: counter after techmap
Mapping to hardware

For this example, we are using a Liberty file to describe a cell library which our internal cell library will be mapped to:

Listing 3.35: mycells.lib

```plaintext
library(demo) {
    cell(BUF) {
        area: 6;
        pin(A) { direction: input; }
        pin(Y) { direction: output;
            function: "A"; }
    }
    cell(NOT) {
        area: 3;
        pin(A) { direction: input; }
        pin(Y) { direction: output;
            function: "A"; }
    }
    cell(NAND) {
        area: 4;
        pin(A) { direction: input; }
        pin(B) { direction: input; }
        pin(Y) { direction: output;
            function: "(A*B)"; }
    }
    cell(NOR) {
        area: 4;
        pin(A) { direction: input; }
        pin(B) { direction: input; }
        pin(Y) { direction: output;
            function: "(A+B)"; }
    }
    cell(DFF) {
        area: 18;
        ff(IQ, IQN) { clocked_on: C;
            next_state: D; }
        pin(C) { direction: input;
            clock: true; }
        pin(D) { direction: input; }
        pin(Q) { direction: output;
            function: "IQ"; }
    }
}
```

Recall that the Yosys built-in logic gate types are \$_NOT\$, \$_AND\$, \$_OR\$, \$_XOR\$, and \$_MUX\$ with an assortment of dff memory types. mycells.lib defines our target cells as BUF, NOT, NAND, NOR, and DFF. Mapping between these is performed with the commands `dfflibmap` and `abc` as follows:

Listing 3.36: counter.ys - mapping to hardware

```plaintext
dfflibmap -liberty mycells.lib
```

(continues on next page)
The final version of our `counter` module looks like this:

![Counter Circuit Diagram]

Fig. 3.10: `counter` after hardware cell mapping

Before finally being output as a verilog file with `write_verilog`, which can then be loaded into another tool:

Listing 3.37: `counter.ys` - write synthesized design

```yaml
# write synthesized design
write_verilog synth.v
```

### 3.2 More scripting

#### 3.2.1 Loading a design

Keyword: Frontends

- `read_verilog` - read modules from Verilog file

```bash
read_verilog file1.v
read_verilog -I include_dir -D enable_foo -D WIDTH=12 file2.v
read_verilog -lib cell_library.v

verilog_defaults -add -I include_dir
read_verilog file3.v
read_verilog file4.v
verilog_defaults -clear

verilog_defaults -push
verilog_defaults -add -I include_dir
read_verilog file5.v
read_verilog file6.v
verilog_defaults -pop
```

Others:
3.2.2 Selections

The selection framework

The `select` command can be used to create a selection for subsequent commands. For example:

```plaintext
select foobar  # select the module foobar
delete        # delete selected objects
```

Normally the `select` command overwrites a previous selection. The commands `select -add` and `select -del` can be used to add or remove objects from the current selection.

The command `select -clear` can be used to reset the selection to the default, which is a complete selection of everything in the current module.

This selection framework can also be used directly in many other commands. Whenever a command has `[selection]` as last argument in its usage help, this means that it will use the engine behind the `select` command to evaluate additional arguments and use the resulting selection instead of the selection created by the last `select` command.

For example, the command `delete` will delete everything in the current selection; while `delete foobar` will only delete the module foobar. If no `select` command has been made, then the “current selection” will be the whole design.

### Note

Many of the examples on this page make use of the `show` command to visually demonstrate the effect of selections. For a more detailed look at this command, refer to *A look at the show command*.

How to make a selection

Selection by object name

The easiest way to select objects is by object name. This is usually only done in synthesis scripts that are hand-tailored for a specific design.

```plaintext
select foobar  # select module foobar
select foo*    # select all modules whose names start with foo
select foo*/bar* # select all objects matching bar* from modules matching foo*
select */clk    # select objects named clk from all modules
```
Module and design context

Commands can be executed in module/ or design/ context. Until now, all commands have been executed in design context. The cd command can be used to switch to module context.

In module context, all commands only effect the active module. Objects in the module are selected without the <module_name>/ prefix. For example:

```
cd foo  # switch to module foo
delete bar  # delete object foo/bar

cd mycpu  # switch to module mycpu
dump reg_*  # print details on all objects whose names start with reg_*
cd ..  # switch back to design
```

Note: Most synthesis scripts never switch to module context. But it is a very powerful tool which we explore more in Interactive design investigation.

Selecting by object property or type

Special patterns can be used to select by object property or type. For example:

- select all wires whose names start with reg_: select w:reg_*
- select all objects with the attributefoobar set: select a:foobar
- select all objects with the attributefoobar set to 42: select a:foobar=42
- select all modules with the attributeblabla set: select A:blabla
- select all $add cells from the module foo: select foo/t:$add

A complete list of pattern expressions can be found in select - modify and view the list of selected objects.

Operations on selections

Combining selections

The select command is actually much more powerful than it might seem at first glance. When it is called with multiple arguments, each argument is evaluated and pushed separately on a stack. After all arguments have been processed it simply creates the union of all elements on the stack. So select t:$add a:foo will select all $add cells and all objects with the foo attribute set:

```
module foobaraddsub(a, b, c, d, fa, fs, ba, bs);
    input [7:0] a, b, c, d;
    output [7:0] fa, fs, ba, bs;
    assign fa = a + (* foo *) b;
    assign fs = a - (* foo *) b;
    assign ba = c + (* bar *) d;
    assign bs = c - (* bar *) d;
endmodule
```

Listing 3.38: Test module for operations on selections
Listing 3.39: Output for command `select t:$add a:foo -list` on Listing 3.38

```
yosys> select t:$add a:foo -list
foobaraddsub/$add$foobaraddsub.v:6$3
foobaraddsub/$sub$foobaraddsub.v:5$2
foobaraddsub/$add$foobaraddsub.v:4$1
```

In many cases simply adding more and more stuff to the selection is an ineffective way of selecting the interesting part of the design. Special arguments can be used to combine the elements on the stack. For example the `%i` arguments pops the last two elements from the stack, intersects them, and pushes the result back on the stack. So `select t:$add a:foo %i` will select all `$add` cells that have the `foo` attribute set:

Listing 3.40: Output for command `select t:$add a:foo %i -list` on Listing 3.38

```
yosys> select t:$add a:foo %i -list
foobaraddsub/$add$foobaraddsub.v:4$1
```

Some of the special `%`-codes:

- `%u`: union of top two elements on stack – pop 2, push 1
- `%d`: difference of top two elements on stack – pop 2, push 1
- `%i`: intersection of top two elements on stack – pop 2, push 1
- `%n`: inverse of top element on stack – pop 1, push 1

See `select - modify and view the list of selected objects` for the full list.

**Expanding selections**

Listing 3.41 uses the Yosys non-standard `{... *}` syntax to set the attribute `sumstuff` on all cells generated by the first assign statement. (This works on arbitrary large blocks of Verilog code and can be used to mark portions of code for analysis.)

Listing 3.41: Another test module for operations on selections

```
module sumprod(a, b, c, sum, prod);

    input [7:0] a, b, c;
    output [7:0] sum, prod;

    {* sumstuff *}
    assign sum = a + b + c;
    {* *}
    assign prod = a * b * c;

endmodule
```

Selecting `a:sumstuff` in this module will yield the following circuit diagram:

As only the cells themselves are selected, but not the temporary wire `$1_Y`, the two adders are shown as two disjunct parts. This can be very useful for global signals like clock and reset signals: just unselect them.
Fig. 3.11: Output of `show a:sumstuff` on Listing 3.41
using a command such as `select -del clk rst` and each cell using them will get its own net label.

In this case however we would like to see the cells connected properly. This can be achieved using the `%x` action, that broadens the selection, i.e. for each selected wire it selects all cells connected to the wire and vice versa. So `show a:sumstuff %x` yields the diagram shown in Fig. 3.12:

![Diagram](image)

Fig. 3.12: Output of `show a:sumstuff %x` on Listing 3.41

**Selecting logic cones**

Fig. 3.12 shows what is called the **input cone** of `sum`, i.e. all cells and signals that are used to generate the signal `sum`. The `%ci` action can be used to select the input cones of all object in the top selection in the stack maintained by the `select` command.

As with the `%x` action, these commands broaden the selection by one “step”. But this time the operation only works against the direction of data flow. That means, wires only select cells via output ports and cells only select wires via input ports.

The following sequence of diagrams demonstrates this step-wise expansion:

![Diagram](image)

Fig. 3.13: Output of `show prod` on Listing 3.41

Notice the subtle difference between `show prod %ci` and `show prod %ci %ci`. Both images show the `$mul` cell driven by some inputs `$3_Y` and `c`. However it is not until the second image, having called `%ci` the
3.2. More scripting

Fig. 3.14: Output of `show prod %ci` on Listing 3.41

Fig. 3.15: Output of `show prod %ci %ci` on Listing 3.41
second time, that `show` is able to distinguish between \$3_Y being a wire and `c` being an input. We can see this better with the `dump` command instead:

Listing 3.42: Output of `dump prod %ci`

```
attribute \src "sumprod.v:4.21-4.25"
wire width 8 output 5 \prod

attribute \src "sumprod.v:10.17-10.26"
cell $mul $mul$sumprod.v:10$4
  parameter \A_SIGNED 0
  parameter \A_WIDTH 8
  parameter \B_SIGNED 0
  parameter \B_WIDTH 8
  parameter \Y_WIDTH 8
  connect \A $mul$sunpproduct.v:10$3_Y
  connect \B \c
  connect \Y \prod
end
```

Listing 3.43: Output of `dump prod %ci`

```
attribute \src "sumprod.v:10.17-10.22"
wire width 8 $mul$sunpproduct.v:10$3_Y

attribute \src "sumprod.v:3.21-3.22"
wire width 8 input 3 \c

attribute \src "sumprod.v:4.21-4.25"
wire width 8 output 5 \prod

attribute \src "sumprod.v:10.17-10.26"
cell $mul $mul$sunpproduct.v:10$4
```

(continues on next page)
When selecting many levels of logic, repeating %ci over and over again can be a bit dull. So there is a shortcut for that: the number of iterations can be appended to the action. So for example the action %ci3 is identical to performing the %ci action three times.

The action %ci* performs the %ci action over and over again until it has no effect anymore.

**Advanced logic cone selection**

In most cases there are certain cell types and/or ports that should not be considered for the %ci action, or we only want to follow certain cell types and/or ports. This can be achieved using additional patterns that can be appended to the %ci action.

Let's consider Listing 3.44. It serves no purpose other than being a non-trivial circuit for demonstrating some of the advanced Yosys features. This code is available in docs/source/code_examples/selections of the Yosys source repository.

**Listing 3.44: memdemo.v**

```verbatim
module memdemo(clk, d, y);

input clk;
input [3:0] d;
output reg [3:0] y;

integer i;
reg [1:0] s1, s2;
reg [3:0] mem [0:3];

always @(posedge clk) begin
    for (i = 0; i < 4; i = i+1)
        mem[i] <= mem[(i+1) % 4] + mem[(i+2) % 4];
    { s2, s1 } = d ? { s1, s2 } ^ d : 4'b0;
    mem[s1] <= d;
    y <= mem[s2];
end
endmodule
```

The script `memdemo.ys` is used to generate the images included here. Let’s look at the first section:
Listing 3.45: Synthesizing *memdemo.v*

```
read_verilog memdemo.v
prep -top memdemo; memory; opt
```

This loads Listing 3.44 and synthesizes the included module. Note that this code can be copied and run directly in a Yosys command line session, provided *memdemo.v* is in the same directory. We can now change to the *memdemo* module with `cd memdemo`, and call `show` to see the diagram in Fig. 3.17.

![Complete circuit diagram for the design shown in Listing 3.44](image)

**Fig. 3.17: Complete circuit diagram for the design shown in Listing 3.44**

There's a lot going on there, but maybe we are only interested in the tree of multiplexers that select the output value. Let's start by just showing the output signal, `y`, and its immediate predecessors. Remember *Selecting logic cones* from above, we can use `show y %ci2`:

![Output of `show y %ci2`](image)

**Fig. 3.18: Output of `show y %ci2`**

From this we would learn that `y` is driven by a `$dff` cell, that `y` is connected to the output port `Q`, that the `clk` signal goes into the `CLK` input port of the cell, and that the data comes from an auto-generated wire into the input `D` of the flip-flop cell (indicated by the `$` at the start of the name). Let's go a bit further now and try `show y %ci5`:

That's starting to get a bit messy, so maybe we want to ignore the mux select inputs. To add a pattern we add a colon followed by the pattern to the `%ci` action. The pattern itself starts with `-` or `+`, indicating if it is an include or exclude pattern, followed by an optional comma separated list of cell types, followed by an
optional comma separated list of port names in square brackets. In this case, we want to exclude the S port of the $mux cell type with show y %ci5:-$mux[S]:

We could use a command such as show y %ci2:+$dff[Q,D] %ci*:-$mux[S]:-$dff in which the first %ci jumps over the initial d-type flip-flop and the 2nd action selects the entire input cone without going over multiplexer select inputs and flip-flop cells:

Or we could use show y %ci*:-[CLK,S]:+$dff:+$mux instead, following the input cone all the way but only following $dff and $mux cells, and ignoring any ports named CLK or S:

Similar to %ci exists an action %co to select output cones that accepts the same syntax for pattern and repetition. The %x action mentioned previously also accepts this advanced syntax.

These actions for traversing the circuit graph, combined with the actions for boolean operations such as
Fig. 3.21: Output of `show y %ci2:+$dff[Q,D] %ci*:-$mux[S]:-$dff`

Fig. 3.22: Output of `show y %ci*:[CLK,S]:+$dff,$mux`
intersection (%i) and difference (%d) are powerful tools for extracting the relevant portions of the circuit under investigation.

Again, see `select - modify and view the list of selected objects` for full documentation of these expressions.

**Incremental selection**

Sometimes a selection can most easily be described by a series of add/delete operations. As mentioned previously, the commands `select -add` and `select -del` respectively add or remove objects from the current selection instead of overwriting it.

```bash
select -none  # start with an empty selection
select -add reg_*  # select a bunch of objects
select -del reg_42  # but not this one
select -add state %ci  # and add more stuff
```

Within a select expression the token `%` can be used to push the previous selection on the stack.

```bash
select t:$add t:$sub  # select all $add and $sub cells
select % %ci % %d  # select only the input wires to those cells
```

**Storing and recalling selections**

The current selection can be stored in memory with the command `select -set <name>`. It can later be recalled using `select @<name>`. In fact, the `@<name>` expression pushes the stored selection on the stack maintained by the `select` command. So for example `select @foo @bar %i` will select the intersection between the stored selections `foo` and `bar`.

In larger investigation efforts it is highly recommended to maintain a script that sets up relevant selections, so they can easily be recalled, for example when Yosys needs to be re-run after a design or source code change.

The `history` command can be used to list all recent interactive commands. This feature can be useful for creating such a script from the commands used in an interactive session.

Remember that select expressions can also be used directly as arguments to most commands. Some commands also accept a single select argument to some options. In those cases selection variables must be used to capture more complex selections.

Example code from `docs/source/code_examples/selections`:

```vhdl
module test(clk, s, a, y);
    input clk, s;
    input [15:0] a;
    output [15:0] y;
    reg [15:0] b, c;

    always @(posedge clk) begin
        b <= a;
        c <= b;
    end

endmodule
```

(continues on next page)
wire [15:0] state_a = (a ^ b) + c;
wire [15:0] state_b = (a ^ b) - c;
assign y = !s ? state_a : state_b;
endmodule

Listing 3.47: select.ys

read_verilog select.v
prep -top test
cd test
select -set cone_a state_a %ci*:-$dff
select -set cone_b state_b %ci*:-$dff
select -set cone_ab @cone_a @cone_b %i
show -prefix select -format dot -notitle \
-\ncolor red @cone_ab -color magenta @cone_a \
-color blue @cone_b

Fig. 3.23: Circuit diagram produced by Listing 3.47

3.2.3 Interactive design investigation

A look at the show command

This section explores the show command and explains the symbols used in the circuit diagrams generated by it. The code used is included in the Yosys code base under docs/source/code_examples/show.

A simple circuit

example.v below provides the Verilog code for a simple circuit which we will use to demonstrate the usage of show in a simple setting.

Listing 3.48: example.v

module example(input clk, a, b, c,
               output reg [1:0] y);
    always @(posedge clk)
        if (c)
            y <= c ? a + b : 2'd0;
endmodule
The Yosys synthesis script we will be running is included as Listing 3.49. Note that show is called with the -pause option, that halts execution of the Yosys script until the user presses the Enter key. Using show -pause also allows the user to enter an interactive shell to further investigate the circuit before continuing synthesis.

Listing 3.49: example_show.ys

read_verilog example.v
show -pause # first
proc
show -pause # second
opt
show -pause # third

This script, when executed, will show the design after each of the three synthesis commands. We will now look at each of these diagrams and explain what is shown.

Note

The images uses in this document are generated from the example.ys file, rather than example_show.ys. example.ys outputs the schematics as .dot files rather than displaying them directly. You can view these images yourself by running yosys example.ys and then xdot example_first.dot etc.

Fig. 3.24: Output of the first show command in Listing 3.49

The first output shows the design directly after being read by the Verilog front-end. Input and output ports are displayed as octagonal shapes. Cells are displayed as rectangles with inputs on the left and outputs on the right side. The cell labels are two lines long: The first line contains a unique identifier for the cell and the second line contains the cell type. Internal cell types are prefixed with a dollar sign. For more details on the internal cell library, see Internal cell library.

Constants are shown as ellipses with the constant value as label. The syntax <bit_width>'<bits> is used.
for constants that are not 32-bit wide and/or contain bits that are not 0 or 1 (i.e. $x$ or $z$). Ordinary 32-bit constants are written using decimal numbers.

Single-bit signals are shown as thin arrows pointing from the driver to the load. Signals that are multiple bits wide are shown as think arrows.

Finally *processes* are shown in boxes with round corners. Processes are Yosys’ internal representation of the decision-trees and synchronization events modelled in a Verilog *always*-block. The label reads *PROC* followed by a unique identifier in the first line and contains the source code location of the original *always*-block in the second line. Note how the multiplexer from the ?:-expression is represented as a $\$mux$ cell but the multiplexer from the *if*-statement is yet still hidden within the process.

The *proc* command transforms the process from the first diagram into a multiplexer and a d-type flip-flop, which brings us to the second diagram:

![Diagram](image)

Fig. 3.25: Output of the second *show* command in Listing 3.49

The Rhombus shape to the right is a dangling wire. (Wire nodes are only shown if they are dangling or have “public” names, for example names assigned from the Verilog input.) Also note that the design now contains two instances of a *BUF*-node. These are artefacts left behind by the *proc* command. It is quite usual to see such artefacts after calling commands that perform changes in the design, as most commands only care about doing the transformation in the least complicated way, not about cleaning up after them.

The next call to *clean* (or *opt*, which includes *clean* as one of its operations) will clean up these artefacts. This operation is so common in Yosys scripts that it can simply be abbreviated with the `;;` token, which doubles as separator for commands. Unless one wants to specifically analyze this artefacts left behind some operations, it is therefore recommended to always call *clean* before calling *show*.

In this script we directly call *opt* as the next step, which finally leads us to the third diagram:

Here we see that the *opt* command not only has removed the artifacts left behind by *proc*, but also determined correctly that it can remove the first $\$mux$ cell without changing the behavior of the circuit.

### Break-out boxes for signal vectors

The code listing below shows a simple circuit which uses a lot of spliced signal accesses.

Listing 3.50: *splice.v*

```plaintext
module splice_demo(a, b, c, d, e, f, x, y);

input [1:0] a, b, c, d, e, f;
output [1:0] x;
```

(continues on next page)
assign x = {a[0], a[1]};

output [11:0] y;
assign {y[11:4], y[1:0], y[3:2]} =
    {a, b, ~{c, d}, ~{e, f}};
endmodule

Notice how the output for this circuit from the *show* command (Fig. 3.27) appears quite complex. This is an unfortunate side effect of the way Yosys handles signal vectors (aka. multi-bit wires or buses) as native objects. While this provides great advantages when analyzing circuits that operate on wide integers, it also introduces some additional complexity when the individual bits of a signal vector are accessed.

The key elements in understanding this circuit diagram are of course the boxes with round corners and rows labeled `<MSB_LEFT>:<LSB_LEFT>` - `<MSB_RIGHT>:<LSB_RIGHT>`. Each of these boxes have one signal per row on one side and a common signal for all rows on the other side. The `<MSB>:<LSB>` tuples specify which bits of the signals are broken out and connected. So the top row of the box connecting the signals a and x indicates that the bit 0 (i.e. the range 0:0) from signal a is connected to bit 1 (i.e. the range 1:1) of signal x.

Lines connecting such boxes together and lines connecting such boxes to cell ports have a slightly different look to emphasise that they are not actual signal wires but a necessity of the graphical representation. This distinction seems like a technicality, until one wants to debug a problem related to the way Yosys internally represents signal vectors, for example when writing custom Yosys commands.
Fig. 3.27: Output of yosys -p 'prep -top splice_demo; show' splice.v
Gate level netlists

Fig. 3.28 shows two common pitfalls when working with designs mapped to a cell library:

Listing 3.51: Generating Fig. 3.28

```
read_verilog cmos.v
prep -top cmos_demo
techmap
abc -liberty ../intro/mycells.lib;
show -format dot -prefix cmos_00
```

First, Yosys did not have access to the cell library when this diagram was generated, resulting in all cell ports defaulting to being inputs. This is why all ports are drawn on the left side the cells are awkwardly arranged in a large column. Secondly the two-bit vector $y$ requires breakout-boxes for its individual bits, resulting in an unnecessary complex diagram.

Listing 3.52: Generating Fig. 3.29

```
read_verilog cmos.v
prep -top cmos_demo
techmap
splitnets -ports
abc -liberty ../intro/mycells.lib;
show -lib ../intro/mycells.v -format dot -prefix cmos_01
```

For Fig. 3.29, Yosys has been given a description of the cell library as Verilog file containing blackbox modules. There are two ways to load cell descriptions into Yosys: First the Verilog file for the cell library can be passed directly to the `show` command using the `-lib <filename>` option. Secondly it is possible to load cell libraries into the design with the `read_verilog -lib <filename>` command. The second method has the great advantage that the library only needs to be loaded once and can then be used in all subsequent calls to the `show` command.

In addition to that, Fig. 3.29 was generated after `splitnet -ports` was run on the design. This command splits all signal vectors into individual signal bits, which is often desirable when looking at gate-level circuits. The `-ports` option is required to also split module ports. Per default the command only operates on interior signals.

Miscellaneous notes

Per default the `show` command outputs a temporary dot file and launches `xdot` to display it. The options `-format`, `-viewer` and `-prefix` can be used to change format, viewer and filename prefix. Note that the `pdf` and `ps` format are the only formats that support plotting multiple modules in one run. The `dot` format can be used to output multiple modules, however `xdot` will raise an error when trying to read them.

In densely connected circuits it is sometimes hard to keep track of the individual signal wires. For these cases it can be useful to call `show` with the `-colors <integer>` argument, which randomly assigns colors to the nets. The integer ($>0$) is used as seed value for the random color assignments. Sometimes it is necessary it try some values to find an assignment of colors that looks good.

The command `help show` prints a complete listing of all options supported by the `show` command.

3.2. More scripting 113
Fig. 3.28: A half-adder built from simple CMOS gates, demonstrating common pitfalls when using show
Navigating the design

Plotting circuit diagrams for entire modules in the design brings us only helps in simple cases. For complex modules the generated circuit diagrams are just stupidly big and are no help at all. In such cases one first has to select the relevant portions of the circuit.

In addition to what to display one also needs to carefully decide when to display it, with respect to the synthesis flow. In general it is a good idea to troubleshoot a circuit in the earliest state in which a problem can be reproduced. So if, for example, the internal state before calling the `techmap` command already fails to verify, it is better to troubleshoot the coarse-grain version of the circuit before `techmap` than the gate-level circuit after `techmap`.

**Note**

It is generally recommended to verify the internal state of a design by writing it to a Verilog file using `write_verilog -noexpr` and using the simulation models from `simlib.v` and `simcells.v` from the Yosys data directory (as printed by `yosys-config --datdir`).

Interactive navigation

Once the right state within the synthesis flow for debugging the circuit has been identified, it is recommended to simply add the `shell` command to the matching place in the synthesis script. This command will stop the synthesis at the specified moment and go to shell mode, where the user can interactively enter commands.

For most cases, the shell will start with the whole design selected (i.e. when the synthesis script does not already narrow the selection). The command `ls` can now be used to create a list of all modules. The command `cd` can be used to switch to one of the modules (type `cd ..` to switch back). Now the `ls` command lists the objects within that module. This is demonstrated below using `example.v` from a simple circuit:

**Listing 3.53:** Output of `ls` and `cd` after running `yosys example.v`

```
yosys> ls
1 modules:
  example
```

(continues on next page)
When a module is selected using the `cd` command, all commands (with a few exceptions, such as the `read_` and `write_` commands) operate only on the selected module. This can also be useful for synthesis scripts where different synthesis strategies should be applied to different modules in the design.

We can see that the cell names from Fig. 3.26 are just abbreviations of the actual cell names, namely the part after the last dollar-sign. Most auto-generated names (the ones starting with a dollar sign) are rather long and contains some additional information on the origin of the named object. But in most cases those names can simply be abbreviated using the last part.

Usually all interactive work is done with one module selected using the `cd` command. But it is also possible to work from the design-context (`cd ..`). In this case all object names must be prefixed with `<module_name>/`. For example `a*/b*` would refer to all objects whose names start with `b` from all modules whose names start with `a`.

The `dump` command can be used to print all information about an object. For example, calling `dump $2` after the `cd example` above:

```
Listing 3.54: Output of dump $2 after Listing 3.53

attribute \src "example.v:5.22-5.27"

  cell $add $add$example.v:5$2
       \Y_WIDTH 2
       \B_WIDTH 1
       \A_WIDTH 1
       \B_SIGNED 0
       \A_SIGNED 0
       connect \Y $add$example.v:5$2_Y
       connect \B \b
       connect \A \a
   end
```

This can for example be useful to determine the names of nets connected to cells, as the net-names are
usually suppressed in the circuit diagram if they are auto-generated. Note that the output is in the RTLIL representation, described in *The RTL Intermediate Language (RTLIL)*.

**Interactive Design Investigation**

Yosys can also be used to investigate designs (or netlists created from other tools).

- The selection mechanism, especially patterns such as `%ci` and `%co`, can be used to figure out how parts of the design are connected.
- Commands such as `submod`, `expose`, and `splice` can be used to transform the design into an equivalent design that is easier to analyse.
- Commands such as `eval` and `sat` can be used to investigate the behavior of the circuit.
- `show - generate schematics using graphviz`.
- `dump - print parts of the design in RTLIL format`.
- `add - add objects to the design` and `delete - delete objects in the design` can be used to modify and reorganize a design dynamically.

The code used is included in the Yosys code base under `docs/source/code_examples/scrambler`.

**Changing design hierarchy**

Commands such as `flatten` and `submod` can be used to change the design hierarchy, i.e. flatten the hierarchy or moving parts of a module to a submodule. This has applications in synthesis scripts as well as in reverse engineering and analysis. An example using `submod` is shown below for reorganizing a module in Yosys and checking the resulting circuit.

**Listing 3.55: scrambler.v**

```verilog
module scrambler(
    input clk, rst, in_bit,
    output reg out_bit
);

reg [31:0] xs;
always @(posedge clk) begin
    if (rst) xs = 1;
    xs = xs ^ (xs << 13);
    xs = xs ^ (xs >> 17);
    xs = xs ^ (xs << 5);
    out_bit <= in_bit ^ xs[0];
end
endmodule
```

**Listing 3.56: scrambler.ys**

```yosys
read_verilog scrambler.v

hierarchy; proc;;

cd scrambler
submod -name xorshift32 xs %c %ci %D %c %ci:+[D] %D %ci*:~$dff xs %co %ci %d
```

3.2. More scripting
Analyzing the resulting circuit with `eval - evaluate the circuit given an input`:

```plaintext
> cd xorshift32
> rename n2 in
> rename n1 out

> eval -set in 1 -show out
Eval result: \out = 270369.

> eval -set in 270369 -show out
Eval result: \out = 67634689.

> sat -set out 632435482

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Dec</th>
<th>Hex</th>
<th>Bin</th>
</tr>
</thead>
<tbody>
<tr>
<td>\in</td>
<td>745495504</td>
<td>2c6f5bd0</td>
<td>00101100011011110101101111010000</td>
</tr>
<tr>
<td>\out</td>
<td>632435482</td>
<td>25b2331a</td>
<td>00100101101000110000110001100011010</td>
</tr>
</tbody>
</table>
```

**Behavioral changes**

Commands such as `techmap` can be used to make behavioral changes to the design, for example changing asynchronous resets to synchronous resets. This has applications in design space exploration (evaluation of various architectures for one circuit).

The following techmap map file replaces all positive-edge async reset flip-flops with positive-edge sync reset flip-flops. The code is taken from the example Yosys script for ASIC synthesis of the Amber ARMv2 CPU.

```plaintext
(* techmap_celltype = "$adff" *)
module adff2dff (CLK, ARST, D, Q);

   parameter WIDTH = 1;
   parameter CLK_POLARITY = 1;
   parameter ARST_POLARITY = 1;
   parameter ARST_VALUE = 0;

(continues on next page)
input CLK, ARST;
input [WIDTH-1:0] D;
output reg [WIDTH-1:0] Q;
wire [1023:0] _TECHMAP_DO_ = "proc";
wire _TECHMAP_FAIL_ = !CLK_POLARITY || !ARST_POLARITY;
always @(posedge CLK)
  if (ARST)
    Q <= ARST_VALUE;
  else
    Q <= D;
endmodule

For more on the techmap command, see the page on Techmap by example.

Advanced investigation techniques

When working with very large modules, it is often not enough to just select the interesting part of the module. Instead it can be useful to extract the interesting part of the circuit into a separate module. This can for example be useful if one wants to run a series of synthesis commands on the critical part of the module and wants to carefully read all the debug output created by the commands in order to spot a problem. This kind of troubleshooting is much easier if the circuit under investigation is encapsulated in a separate module.

Recall the memdemo design from Advanced logic cone selection:

Fig. 3.30: memdemo

Because this produces a rather large circuit, it can be useful to split it into smaller parts for viewing and working with. Listing 3.57 does exactly that, utilising the submod command to split the circuit into three sections: outstage, selstage, and scramble.

Listing 3.57: Using submod to break up the circuit from memdemo.v

select -set outstage y %ci2:+dff[Q,D] %ci*:-$mux[S]:-$dff
select -set selstage y %ci2:+dff[Q,D] %ci*:-$dff @outstage %d
select -set scramble mem* %ci2 %ci*:-$dff mem* %d @selstage %d
submod -name scramble @scramble

(continues on next page)
The `-name` option is used to specify the name of the new module and also the name of the new cell in the current module. The resulting circuits are shown below.

![Circuit Diagram](image)

**Fig. 3.31: outstage**

![Circuit Diagram](image)

**Fig. 3.32: selstage**
Fig. 3.33: scramble

Evaluation of combinatorial circuits

The eval command can be used to evaluate combinatorial circuits. As an example, we will use the selstage subnet of memdemo which we found above and is shown in Fig. 3.32.

```bash
yosys [selstage]> eval -set s2,s1 4'b1001 -set d 4'hc -show n2 -show n1
```

1. Executing EVAL pass (evaluate the circuit given an input).
Full command line: eval -set s2,s1 4'b1001 -set d 4'hc -show n2 -show n1
Eval result: \( n2 = 2'10 \).
Eval result: \( n1 = 2'10 \).

So the -set option is used to set input values and the -show option is used to specify the nets to evaluate. If no -show option is specified, all selected output ports are used per default.

If a necessary input value is not given, an error is produced. The option -set-undef can be used to instead set all unspecified input nets to undef (x).

The -table option can be used to create a truth table. For example:

```bash
yosys [selstage]> eval -set-undef -set d[3:1] 0 -table s1,d[0]
```

10. Executing EVAL pass (evaluate the circuit given an input).
Full command line: eval -set-undef -set d[3:1] 0 -table s1,d[0]

<table>
<thead>
<tr>
<th>( s1 )</th>
<th>( d[0] )</th>
<th>( n1 )</th>
<th>( n2 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0</td>
<td>0 0 0 0</td>
<td>2 0 0 0</td>
<td>2 0 0 0</td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>0 0 0 0</td>
<td>2 0 0 0</td>
<td>2 0 0 0</td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>0 0 0 0</td>
<td>2 0 0 0</td>
<td>2 0 0 0</td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>0 0 0 0</td>
<td>2 0 0 0</td>
<td>2 0 0 0</td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>0 0 0 0</td>
<td>2 0 0 0</td>
<td>2 0 0 0</td>
</tr>
<tr>
<td>0 1 1 1</td>
<td>0 0 0 0</td>
<td>2 0 0 0</td>
<td>2 0 0 0</td>
</tr>
</tbody>
</table>

Assumed undef (x) value for the following signals: \( s2 \)

Note that the eval command (as well as the sat command discussed in the next sections) does only operate
on flattened modules. It cannot analyze signals that are passed through design hierarchy levels. So the flatten command must be used on modules that instantiate other modules before these commands can be applied.

**Solving combinatorial SAT problems**

Often the opposite of the eval command is needed, i.e. the circuits output is given and we want to find the matching input signals. For small circuits with only a few input bits this can be accomplished by trying all possible input combinations, as it is done by the eval -table command. For larger circuits however, Yosys provides the sat command that uses a SAT solver, MiniSAT, to solve this kind of problems.

### Note

While it is possible to perform model checking directly in Yosys, it is highly recommended to use SBY or EQY for formal hardware verification.

The sat command works very similar to the eval command. The main difference is that it is now also possible to set output values and find the corresponding input values. For example:

```
yosys [selstage]> sat -show s1,s2,d -set s1 s2 -set n2,n1 4'b1001
```

```
11. Executing SAT pass (solving SAT problems in the circuit).
Full command line: sat -show s1,s2,d -set s1 s2 -set n2,n1 4'b1001

Setting up SAT problem:
Import set-constraint: \s1 = \s2
Import set-constraint: { \n2 \n1 } = 4'1001
Final constraint equation: { \n2 \n1 \s1 } = { 4'1001 \s2 }
Imported 3 cells to SAT database.
Import show expression: { \s1 \s2 \d }
Solving problem with 81 variables and 207 clauses..
SAT solving finished - model found:

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Dec</th>
<th>Hex</th>
<th>Bin</th>
</tr>
</thead>
<tbody>
<tr>
<td>\d</td>
<td>9</td>
<td>9</td>
<td>1001</td>
</tr>
<tr>
<td>\s1</td>
<td>0</td>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td>\s2</td>
<td>0</td>
<td>0</td>
<td>00</td>
</tr>
</tbody>
</table>
```

Note that the sat command supports signal names in both arguments to the -set option. In the above example we used -set s1 s2 to constraint s1 and s2 to be equal. When more complex constraints are needed, a wrapper circuit must be constructed that checks the constraints and signals if the constraint was met using an extra output port, which then can be forced to a value using the -set option. (Such a circuit that contains the circuit under test plus additional constraint checking circuitry is called a miter circuit.)

Listing 3.58: primetest.v, a simple miter circuit for testing if a number is prime. But it has a problem.

```
module primetest(p, a, b, ok);
input [15:0] p, a, b;
```

(continues on next page)
Listing 3.58 shows a miter circuit that is supposed to be used as a prime number test. If \( ok \) is 1 for all input values \( a \) and \( b \) for a given \( p \), then \( p \) is prime, or at least that is the idea.

Listing 3.59: Experiments with the miter circuit from `primetest.v`.

```verilog
yosys [primetest]> sat -prove ok 1 -set p 31

1. Executing SAT pass (solving SAT problems in the circuit).
Full command line: sat -prove ok 1 -set p 31

Setting up SAT problem:
Import set-constraint: \( p = 16'0000000000011111 \)
Final constraint equation: \( p = 16'0000000000011111 \)
Imported 6 cells to SAT database.
Import proof-constraint: \( ok = 1'1 \)
Final proof equation: \( ok = 1'1 \)

Solving problem with 2790 variables and 8241 clauses..
SAT proof finished - model found: FAIL!
```

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Dec</th>
<th>Hex</th>
<th>Bin</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \a )</td>
<td>15029</td>
<td>3ab5</td>
<td>0011101010110101</td>
</tr>
<tr>
<td>( \b )</td>
<td>4099</td>
<td>1003</td>
<td>0001000000000011</td>
</tr>
<tr>
<td>( \ok )</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>( \p )</td>
<td>31</td>
<td>1f</td>
<td>00000000000000011111</td>
</tr>
</tbody>
</table>

The Yosys shell session shown in Listing 3.59 demonstrates that SAT solvers can even find the unexpected solutions to a problem: Using integer overflow there actually is a way of “factorizing” 31. The clean solution would of course be to perform the test in 32 bits, for example by replacing \( p != a\times b \) in the miter with \( p != \{16'd0,a\}b \), or by using a temporary variable for the 32 bit product \( a\times b \). But as 31 fits well into 8 bits (and as the purpose of this document is to show off Yosys features) we can also simply force the upper 8 bits of \( a \) and \( b \) to zero for the `sat` call, as is done below.

Listing 3.60: Miter circuit from `primetest.v`, with the upper 8 bits of \( a \) and \( b \) constrained to prevent overflow.

```verilog
yosys [primetest]> sat -prove ok 1 -set p 31 -set a[15:8],b[15:8] 0

1. Executing SAT pass (solving SAT problems in the circuit).
Full command line: sat -prove ok 1 -set p 31 -set a[15:8],b[15:8] 0
```

(continues on next page)
Setting up SAT problem:

Import set-constraint: \( p = 16'0000000000000000 \)

Import set-constraint: \{ a[15:8] \ b[15:8] \} = 16'0000000000000000

Final constraint equation: \{ a[15:8] \ b[15:8] \ p \} = \{ 16'0000000000000000 16 \rightarrow 0000000000000000 \}

Imported 6 cells to SAT database.

Import proof-constraint: \( \text{ok} = 1 \)

Final proof equation: \( \text{ok} = 1 \)

Solving problem with 2790 variables and 8257 clauses..

SAT proof finished - no model found: SUCCESS!

The -prove option used in Listing 3.60 works similar to -set, but tries to find a case in which the two arguments are not equal. If such a case is not found, the property is proven to hold for all inputs that satisfy the other constraints.

It might be worth noting, that SAT solvers are not particularly efficient at factorizing large numbers. But if a small factorization problem occurs as part of a larger circuit problem, the Yosys SAT solver is perfectly capable of solving it.

Solving sequential SAT problems

The SAT solver functionality in Yosys can not only be used to solve combinatorial problems, but can also solve sequential problems. Let’s consider the memdemo design from Advanced logic cone selection again, and suppose we want to know which sequence of input values for \( d \) will cause the output \( y \) to produce the sequence 1, 2, 3 from any initial state. Let’s use the following command:

\[ \text{sat -seq 6 -show y -show d -set-init-undef -max_undef -set-at 4 y 1 -set-at 5 y 2 -set-at 6 y 3} \]

The -seq 6 option instructs the sat command to solve a sequential problem in 6 time steps. (Experiments with lower number of steps have show that at least 3 cycles are necessary to bring the circuit in a state from which the sequence 1, 2, 3 can be produced.)

The -set-init-undef option tells the sat command to initialize all registers to the undef (x) state. The way the x state is treated in Verilog will ensure that the solution will work for any initial state.

The -max undef option instructs the sat command to find a solution with a maximum number of undefs. This way we can see clearly which inputs bits are relevant to the solution.

Finally the three -set-at options add constraints for the y signal to play the 1, 2, 3 sequence, starting with time step 4.
This produces the following output:

**Listing 3.61:** Solving a sequential SAT problem in the *memdemo* module.

```
yosys [memdemo]> sat -seq 6 -show y -show d -set-init-undef -max_undef -set-at 4 y 1 -set-at 5 y 2 -set-at 6 y 3

1. Executing SAT pass (solving SAT problems in the circuit).

Full command line: sat -seq 6 -show y -show d -set-init-undef -max_undef -set-at 4 y 1 -set-at 5 y 2 -set-at 6 y 3

Setting up time step 1:
Final constraint equation: \{ \} = \{ \}
Imported 29 cells to SAT database.

Setting up time step 2:
Final constraint equation: \{ \} = \{ \}
Imported 29 cells to SAT database.

Setting up time step 3:
Final constraint equation: \{ \} = \{ \}
Imported 29 cells to SAT database.

Setting up time step 4:
Import set-constraint for timestep: \y = 4'0001
Final constraint equation: \y = 4'0001
Imported 29 cells to SAT database.

Setting up time step 5:
Import set-constraint for timestep: \y = 4'0010
Final constraint equation: \y = 4'0010
Imported 29 cells to SAT database.

Setting up time step 6:
Import set-constraint for timestep: \y = 4'0011
Final constraint equation: \y = 4'0011
Imported 29 cells to SAT database.

Setting up initial state:
Final constraint equation: \{ \y \s2 \s1 \mem[3] \mem[2] \mem[1] \mem[0] \} = 24'xxxxxxxxxxxxxxxxxxxxxxxxxx

Import show expression: \y
Import show expression: \d

Solving problem with 10322 variables and 27881 clauses..
SAT model found. maximizing number of undefs.
SAT solving finished - model found:

<table>
<thead>
<tr>
<th>Time</th>
<th>Signal Name</th>
<th>Dec</th>
<th>Hex</th>
<th>Bin</th>
</tr>
</thead>
<tbody>
<tr>
<td>init</td>
<td>\mem[0]</td>
<td>--</td>
<td>--</td>
<td>xxxx</td>
</tr>
</tbody>
</table>
```

(continues on next page)
It is not surprising that the solution sets \( d = 0 \) in the first step, as this is the only way of setting the \( s1 \) and \( s2 \) registers to a known value. The input values for the other steps are a bit harder to work out manually, but the SAT solver finds the correct solution in an instant.

There is much more to write about the `sat` command. For example, there is a set of options that can be used to perform sequential proofs using temporal induction [EenSorensson03]. The command `help sat` can be used to print a list of all options with short descriptions of their functions.

### 3.2.4 Symbolic model checking

**Note**

While it is possible to perform model checking directly in Yosys, it is highly recommended to use SBY or EQY for formal hardware verification.

Symbolic Model Checking (SMC) is used to formally prove that a circuit has (or has not) a given property. One application is Formal Equivalence Checking: Proving that two circuits are identical. For example, this is a very useful feature when debugging custom passes in Yosys.

Other applications include checking if a module conforms to interface standards.

The `sat` command in Yosys can be used to perform Symbolic Model Checking.
Checking techmap

Let's take a look at an example included in the Yosys code base under docs/source/code_examples/synth_flow:

Listing 3.62: techmap_01_map.v

```verilog
module \$add (A, B, Y);

parameter A_SIGNED = 0;
parameter B_SIGNED = 0;
parameter A_WIDTH = 1;
parameter B_WIDTH = 1;
parameter Y_WIDTH = 1;

input [A_WIDTH-1:0] A;
input [B_WIDTH-1:0] B;
output [Y_WIDTH-1:0] Y;

generate
  if ((A_WIDTH == 32) && (B_WIDTH == 32))
    begin
      wire [16:0] S1 = A[15:0] + B[15:0];
      assign Y = {S2[15:0], S1[15:0];
    end
  else
    wire _TECHMAP_FAIL_ = 1;
endgenerate
endmodule
```

Listing 3.63: techmap_01.v

```verilog
module test(input [31:0] a, b, output [31:0] y);
assign y = a + b;
endmodule
```

Listing 3.64: techmap_01.ys

```bash
read_verilog techmap_01.v
hierarchy -check -top test
techmap -map techmap_01_map.v;;
```

To see if it is correct we can use the following code:

```
# read test design
read_verilog techmap_01.v
hierarchy -top test

# create two version of the design: test_orig and test_mapped
copy test test_orig
```

(continues on next page)
rename test test_mapped

# apply the techmap only to test_mapped
techmap -map techmap_01_map.v test_mapped

# create a miter circuit to test equivalence
miter -equiv -make_assert -make_outputs test_orig test_mapped miter
flatten miter

# run equivalence check
sat -verify -prove-asserts -show-inputs -show-outputs miter

Result:

Solving problem with 945 variables and 2505 clauses..
SAT proof finished - no model found: SUCCESS!

AXI4 Stream Master

The code used in this section is included in the Yosys code base under docs/source/code_examples/axis.
The following AXI4 Stream Master has a bug. But the bug is not exposed if the slave keeps tready asserted all the time. (Something a test bench might do.)
Symbolic Model Checking can be used to expose the bug and find a sequence of values for tready that yield the incorrect behavior.

Listing 3.65: axis_master.v

code:

```vhdl
module axis_master(aclk, aresetn, tvalid, tready, tdata);
    input aclk, aresetn, tready;
    output reg tvalid;
    output reg [7:0] tdata;

    reg [31:0] state;
    always @(posedge aclk) begin
        if (!aresetn) begin
            state <= 314159265;
            tvalid <= 0;
            tdata <= 'bx;
        end else begin
            if (tvalid && tready)
                tvalid <= 0;
            if (!tvalid || !tready) begin
                // ^- should not be inverted!
                state = state ^ state << 17;
                state = state ^ state >> 9;
                if (state[9:8] == 0) begin
                    tvalid <= 1;
                    tdata <= state;
                end
            end
```
Listing 3.66: axis_test.v

```verilog
class axis_test(aclk, tready);
input aclk, tready;
wire aresetn, tvalid;
wire [7:0] tdata;
integer counter = 0;
reg aresetn = 0;
axis_master uut (aclk, aresetn, tvalid, tready, tdata);
always @ (posedge aclk) begin
  if (aresetn && tready && tvalid)
    if (counter == 0) assert(tdata == 19);
    if (counter == 1) assert(tdata == 99);
    if (counter == 2) assert(tdata == 1);
    if (counter == 3) assert(tdata == 244);
    if (counter == 4) assert(tdata == 133);
    if (counter == 5) assert(tdata == 209);
    if (counter == 6) assert(tdata == 241);
    if (counter == 7) assert(tdata == 137);
    if (counter == 8) assert(tdata == 176);
    if (counter == 9) assert(tdata == 6);
    counter <= counter + 1;
  aresetn <= 1;
end
endmodule
```

Listing 3.67: test.ys

```sh
class read_verilog -sv axis_master.v axis_test.v hierarchy -top axis_test
proc: flatten;;
sat -seq 50 -prove-asserts

Result with unmodified axis_master.v:

Solving problem with 159344 variables and 442126 clauses..
SAT proof finished - model found: FAIL!

Result with fixed axis_master.v:

Solving problem with 159144 variables and 441626 clauses..
SAT proof finished - no model found: SUCCESS!
```

3.2. More scripting
Yosys is an extensible open source hardware synthesis tool. It is aimed at designers who are looking for an easily accessible, universal, and vendor-independent synthesis tool, as well as scientists who do research in electronic design automation (EDA) and are looking for an open synthesis framework that can be used to test algorithms on complex real-world designs.

Yosys can synthesize a large subset of Verilog 2005 and has been tested with a wide range of real-world designs, including the OpenRISC 1200 CPU, the openMSP430 CPU, the OpenCores I2C master, and the k68 CPU.

Yosys is written in C++, targeting C++17 at minimum. This chapter describes some of the fundamental Yosys data structures. For the sake of simplicity the C++ type names used in the Yosys implementation are used in this chapter, even though the chapter only explains the conceptual idea behind it and can be used as reference to implement a similar system in any language.

### 4.1 Internal flow

A (usually short) synthesis script controls Yosys.

These scripts contain three types of commands:

- **Frontends**, that read input files (usually Verilog);
- **Passes**, that perform transformations on the design in memory;
- **Backends**, that write the design in memory to a file (various formats are available: Verilog, BLIF, EDIF, SPICE, BTOR, ...).

#### 4.1.1 Flow overview

Figure 4.1 shows the simplified data flow within Yosys. Rectangles in the figure represent program modules and ellipses internal data structures that are used to exchange design data between the program modules.

Design data is read in using one of the frontend modules. The high-level HDL frontends for Verilog and VHDL code generate an abstract syntax tree (AST) that is then passed to the AST frontend. Note that both HDL frontends use the same AST representation that is powerful enough to cover the Verilog HDL and VHDL language.

The AST Frontend then compiles the AST to Yosys’s main internal data format, the RTL Intermediate Language (RTLIL). A more detailed description of this format is given in *The RTL Intermediate Language (RTLIL)*.

There is also a text representation of the RTLIL data structure that can be parsed using the RTLIL Frontend which is described in *RTLIL text representation*.
The design data may then be transformed using a series of passes that all operate on the RTLIL representation of the design.

Finally the design in RTLIL representation is converted back to text by one of the backends, namely the Verilog Backend for generating Verilog netlists and the RTLIL Backend for writing the RTLIL data in the same format that is understood by the RTLIL Frontend.

With the exception of the AST Frontend, which is called by the high-level HDL frontends and can’t be called directly by the user, all program modules are called by the user (usually using a synthesis script that contains text commands for Yosys).

By combining passes in different ways and/or adding additional passes to Yosys it is possible to adapt Yosys to a wide range of applications. For this to be possible it is key that (1) all passes operate on the same data structure (RTLIL) and (2) that this data structure is powerful enough to represent the design in different stages of the synthesis.

![Yosys simplified data flow](image)

**Fig. 4.1:** Yosys simplified data flow (ellipses: data structures, rectangles: program modules)

### 4.1.2 Control and data flow

The data- and control-flow of a typical synthesis tool is very similar to the data- and control-flow of a typical compiler: different subsystems are called in a predetermined order, each consuming the data generated by the last subsystem and generating the data for the next subsystem (see Fig. 4.2).

The first subsystem to be called is usually called a frontend. It does not process the data generated by another subsystem but instead reads the user input—in the case of a HDL synthesis tool, the behavioural HDL code.

The subsystems that consume data from previous subsystems and produce data for the next subsystems (usually in the same or a similar format) are called passes.
The last subsystem that is executed transforms the data generated by the last pass into a suitable output format and writes it to a disk file. This subsystem is usually called the backend.

In Yosys all frontends, passes and backends are directly available as commands in the synthesis script. Thus the user can easily create a custom synthesis flow just by calling passes in the right order in a synthesis script.

### 4.1.3 The Verilog and AST frontends

This chapter provides an overview of the implementation of the Yosys Verilog and AST frontends. The Verilog frontend reads Verilog-2005 code and creates an abstract syntax tree (AST) representation of the input. This AST representation is then passed to the AST frontend that converts it to RTLIL data, as illustrated in Fig. 4.3.

**Transforming Verilog to AST**

The Verilog frontend converts the Verilog sources to an internal AST representation that closely resembles the structure of the original Verilog code. The Verilog frontend consists of three components, the Preprocessor, the Lexer and the Parser.

The source code to the Verilog frontend can be found in `frontends/verilog/` in the Yosys source tree.

**The Verilog preprocessor**

The Verilog preprocessor scans over the Verilog source code and interprets some of the Verilog compiler directives such as `include`, `define` and `ifdef`.

It is implemented as a C++ function that is passed a file descriptor as input and returns the pre-processed Verilog code as a `std::string`.

The source code to the Verilog Preprocessor can be found in `frontends/verilog/preproc.cc` in the Yosys source tree.
The Verilog lexer

The Verilog Lexer is written using the lexer generator flex. Its source code can be found in `frontends/verilog/verilogLexer.l` in the Yosys source tree. The lexer does little more than identifying all keywords and literals recognised by the Yosys Verilog frontend.

The lexer keeps track of the current location in the Verilog source code using some global variables. These variables are used by the constructor of AST nodes to annotate each node with the source code location it originated from.

Finally the lexer identifies and handles special comments such as `// synopsys translate_off` and `// synopsys full_case`. (It is recommended to use `ifdef` constructs instead of the Synopsys translate_on/off comments and attributes such as `(* full_case *)` over `// synopsys full_case` whenever possible.)

The Verilog parser

The Verilog Parser is written using the parser generator bison. Its source code can be found in `frontends/verilog/verilogParser.y` in the Yosys source tree.

It generates an AST using the `AST::AstNode` data structure defined in `frontends/ast/ast.h`. An `AST::AstNode` object has the following properties:
Table 4.1: AST node types with their corresponding Verilog constructs.

<table>
<thead>
<tr>
<th>AST Node Type</th>
<th>Corresponding Verilog Construct</th>
</tr>
</thead>
<tbody>
<tr>
<td>AST_NONE</td>
<td>This Node type should never be used.</td>
</tr>
<tr>
<td>AST_DESIGN</td>
<td>This node type is used for the top node of the AST tree. It has no corresponding Verilog construct.</td>
</tr>
<tr>
<td>AST_MODULE, AST_TASK, AST_FUNCTION</td>
<td>module, task and function</td>
</tr>
<tr>
<td>AST_WIRE</td>
<td>input, output, wire, reg and integer</td>
</tr>
<tr>
<td>AST_MEMORY</td>
<td>Verilog Arrays</td>
</tr>
<tr>
<td>AST_AUTOWIRE</td>
<td>Created by the simplifier when an undeclared signal name is used.</td>
</tr>
<tr>
<td>AST_PARAMETER, AST_LOCALPARAM</td>
<td>parameter and localparam</td>
</tr>
<tr>
<td>AST_PARASET</td>
<td>Parameter set in cell instantiation</td>
</tr>
<tr>
<td>AST_ARGUMENT</td>
<td>Port connection in cell instantiation</td>
</tr>
<tr>
<td>AST_RANGE</td>
<td>Bit-Index in a signal or element index in array</td>
</tr>
<tr>
<td>AST_CONSTANT</td>
<td>A literal value</td>
</tr>
<tr>
<td>AST_CELLTYPE</td>
<td>The type of cell in cell instantiation</td>
</tr>
<tr>
<td>AST_IDENTIFIER</td>
<td>An Identifier (signal name in expression or cell/task/etc. name in other contexts)</td>
</tr>
<tr>
<td>AST_PREFIX</td>
<td>Construct an identifier in the form &lt;prefix&gt;[&lt;index&gt;].&lt;suffix&gt; (used only in advanced generate constructs)</td>
</tr>
<tr>
<td>AST_FCALL, AST_TCALL</td>
<td>Call to function or task</td>
</tr>
<tr>
<td>AST_TO_SIGNED, AST_TO_UNSIGNED</td>
<td>The $signed() and $unsigned() functions</td>
</tr>
<tr>
<td>AST_CONCAT, AST_REPLICATE</td>
<td>The {...} and {...} operators</td>
</tr>
<tr>
<td>AST_BIT_NOT, AST_BIT_AND, AST_BIT_OR, AST_BIT_XOR</td>
<td>The bitwise operators ~, &amp;,</td>
</tr>
<tr>
<td>AST_RANGE</td>
<td>Bit-Index in a signal or element index in array</td>
</tr>
<tr>
<td>AST_REDUCE_AND, AST_REDUCE_OR, AST_REDUCE_XOR, AST_REDUCE_XNOR</td>
<td>The unary reduction operators ~, &amp;,</td>
</tr>
<tr>
<td>AST_REDUCE_BOOL</td>
<td>Conversion from multi-bit value to boolean value (equivalent to AST_REDUCE_OR)</td>
</tr>
<tr>
<td>AST_SHIFT_LEFT, AST_SHIFT_RIGHT, AST_SHIFT_SLEFT, AST_SHIFT_SRIGHT</td>
<td>The shift operators &lt;&lt;, &gt;&gt;, &lt;&lt;&lt; and &gt;&gt;&gt;</td>
</tr>
<tr>
<td>AST_LT, AST_LE, AST_EQ, AST_NE, AST_GE, AST_GT</td>
<td>The relational operators &lt;, &lt;=, ==, !=, &gt;= and &gt;</td>
</tr>
<tr>
<td>AST_ADD, AST_SUB, AST_MUL, AST_DIV, AST_MOD, AST_POW</td>
<td>The binary operators +, -, *, /, % and **</td>
</tr>
<tr>
<td>AST_POS, AST_NEG</td>
<td>The prefix operators + and -</td>
</tr>
<tr>
<td>AST_LOGIC_AND, AST_LOGIC_OR, AST_LOGIC_NOT</td>
<td>The logic operators &amp;&amp;,</td>
</tr>
<tr>
<td>AST_TERNARY</td>
<td>The ternary ??-operator</td>
</tr>
<tr>
<td>AST_MEMRD, AST_MEMWR</td>
<td>Read and write memories. These nodes are generated by the AST simplifier for writes/reads to/from Verilog arrays.</td>
</tr>
<tr>
<td>AST_ASSIGN</td>
<td>An assign statement</td>
</tr>
<tr>
<td>AST_CELL</td>
<td>A cell instantiation</td>
</tr>
<tr>
<td>AST_PRIMITIVE</td>
<td>A primitive cell (and, nand, or, etc.)</td>
</tr>
<tr>
<td>AST_ALWAYS, AST_INITIAL</td>
<td>Verilog always- and initial-blocks</td>
</tr>
<tr>
<td>AST_BLOCK</td>
<td>A begin-end-block</td>
</tr>
<tr>
<td>AST_ASSIGN_EQ, AST_ASSIGN_LE</td>
<td>Blocking (=) and nonblocking (&lt;=) assignments within an always- or initial-block</td>
</tr>
</tbody>
</table>

continues on next page
### Table 4.1 – continued from previous page

| AST_CASE, AST_COND, AST_DEFAULT | The case (if) statements, conditions within a case and the default case respectively |
| AST_FOR | A for-loop with an always- or initial-block |
| AST_GENVAR, AST_GENBLOCK, AST_GENFOR, AST_GENIF | The genvar and generate keywords and for and if within a generate block. |
| AST_POSEdge, AST_EDGE | Event conditions for always blocks. |

- **The node type**
  This enum (`AST::AstNodeType`) specifies the role of the node. Table 4.1 contains a list of all node types.

- **The child nodes**
  This is a list of pointers to all children in the abstract syntax tree.

- **Attributes**
  As almost every AST node might have Verilog attributes assigned to it, the `AST::AstNode` has direct support for attributes. Note that the attribute values are again AST nodes.

- **Node content**
  Each node might have additional content data. A series of member variables exist to hold such data. For example the member `std::string str` can hold a string value and is used e.g. in the `AST_IDENTIFIER` node type to store the identifier name.

- **Source code location**
  Each `AST::AstNode` is automatically annotated with the current source code location by the `AST::AstNode` constructor. It is stored in the `std::string filename` and `int linenum` member variables.

The `AST::AstNode` constructor can be called with up to two child nodes that are automatically added to the list of child nodes for the new object. This simplifies the creation of AST nodes for simple expressions a bit. For example the bison code for parsing multiplications:

```cpp
basic_expr '*' attr basic_expr {
  $$ = new AstNode(AST_MUL, $1, $4);
  append_attr($$, $3);
} |
```

The generated AST data structure is then passed directly to the AST frontend that performs the actual conversion to RTLIL.

Note that the Yosys command `read_verilog` provides the options `-yydebug` and `-dump_ast` that can be used to print the parse tree or abstract syntax tree respectively.

### Transforming AST to RTLIL

The AST Frontend converts a set of modules in AST representation to modules in RTLIL representation and adds them to the current design. This is done in two steps: simplification and RTLIL generation.

The source code to the AST frontend can be found in `frontends/ast/` in the Yosys source tree.
AST simplification

A full-featured AST is too complex to be transformed into RTLIL directly. Therefore it must first be brought into a simpler form. This is done by calling the `AstNode::simplify()` method of all AST_MODULE nodes in the AST. This initiates a recursive process that performs the following transformations on the AST data structure:

- Inline all task and function calls.
- Evaluate all `generate`-statements and unroll all `for`-loops.
- Perform const folding where it is necessary (e.g. in the value part of `AST_PARAMETER`, `AST_LOCALPARAM`, `AST_PARASET` and `AST_RANGE` nodes).
- Replace `AST_PRIMITIVE` nodes with appropriate `AST_ASSIGN` nodes.
- Replace dynamic bit ranges in the left-hand-side of assignments with `AST_CASE` nodes with `AST_COND` children for each possible case.
- Detect array access patterns that are too complicated for the `RTLIL::Memory` abstraction and replace them with a set of signals and cases for all reads and/or writes.
- Otherwise replace array accesses with `AST_MEMRD` and `AST_MEMWR` nodes.

In addition to these transformations, the simplifier also annotates the AST with additional information that is needed for the RTLIL generator, namely:

- All ranges (width of signals and bit selections) are not only const folded but (when a constant value is found) are also written to member variables in the `AST_RANGE` node.
- All identifiers are resolved and all `AST_IDENTIFIER` nodes are annotated with a pointer to the AST node that contains the declaration of the identifier. If no declaration has been found, an `AST_AUTOWIRE` node is created and used for the annotation.

This produces an AST that is fairly easy to convert to the RTLIL format.

Generating RTLIL

After AST simplification, the `AstNode::genRTLIL()` method of each `AST_MODULE` node in the AST is called. This initiates a recursive process that generates equivalent RTLIL data for the AST data.

The `AstNode::genRTLIL()` method returns an `RTLIL::SigSpec` structure. For nodes that represent expressions (operators, constants, signals, etc.), the cells needed to implement the calculation described by the expression are created and the resulting signal is returned. That way it is easy to generate the circuits for large expressions using depth-first recursion. For nodes that do not represent an expression (such as `AST_CELL`), the corresponding circuit is generated and an empty `RTLIL::SigSpec` is returned.

Synthesizing Verilog always blocks

For behavioural Verilog code (code utilizing `always`- and `initial`-blocks) it is necessary to also generate RTLIL::Process objects. This is done in the following way:

Whenever `AstNode::genRTLIL()` encounters an `always`- or `initial`-block, it creates an instance of `AST_INTERNAL::ProcessGenerator`. This object then generates the RTLIL::Process object for the block. It also calls `AstNode::genRTLIL()` for all right-hand-side expressions contained within the block.

First the `AST_INTERNAL::ProcessGenerator` creates a list of all signals assigned within the block. It then creates a set of temporary signals using the naming scheme `$ <number> \ <original_name>$ for each of the assigned signals.
Then an `RTLIL::Process` is created that assigns all intermediate values for each left-hand-side signal to the temporary signal in its `RTLIL::CaseRule/RTLIL::SwitchRule` tree.

Finally a `RTLIL::SyncRule` is created for the `RTLIL::Process` that assigns the temporary signals for the final values to the actual signals.

A process may also contain memory writes. A `RTLIL::MemWriteAction` is created for each of them.

Calls to `AST::AstNode::genRTLIL()` are generated for right hand sides as needed. When blocking assignments are used, `AST::AstNode::genRTLIL()` is configured using global variables to use the temporary signals that hold the correct intermediate values whenever one of the previously assigned signals is used in an expression.

Unfortunately the generation of a correct `RTLIL::CaseRule/RTLIL::SwitchRule` tree for behavioural code is a non-trivial task. The AST frontend solves the problem using the approach described on the following pages. The following example illustrates what the algorithm is supposed to do. Consider the following Verilog:

```verilog
always @(posedge clock) begin
  out1 = in1;
  if (in2)
    out1 = !out1;
  out2 <= out1;
  if (in3)
    out2 <= out2;
  if (in4)
    if (in5)
      out3 <= in6;
    else
      out3 <= in7;
  out1 = out1 ^ out2;
end
```

This is translated by the Verilog and AST frontends into the following RTLIL code (attributes, cell parameters and wire declarations not included):

```ruby
cell $logic_not $logic_not<input>:4$2
  connect \A \in1
  connect \Y $logic_not<input>:4$2_Y
end

cell $xor $xor<input>:13$3
  connect \A $1\out1[0:0]
  connect \B \out2
  connect \Y $xor<input>:13$3_Y
end

process $proc<input>:1$1
  assign $0\out3[0:0] \out3
  assign $0\out2[0:0] $1\out1[0:0]
  assign $0\out1[0:0] $xor<input>:13$3_Y
  switch \in2
    case 1'1
      assign $1\out1[0:0] $logic_not<input>:4$2_Y
    case
      assign $1\out1[0:0] \in1
  end
  switch \in3
```

(continues on next page)
Note that the two operators are translated into separate cells outside the generated process. The signal out1 is assigned using blocking assignments and therefore out1 has been replaced with a different signal in all expressions after the initial assignment. The signal out2 is assigned using nonblocking assignments and therefore is not substituted on the right-hand-side expressions.

The RTLIL::CaseRule/RTLIL::SwitchRule tree must be interpreted the following way:

- On each case level (the body of the process is the root case), first the actions on this level are evaluated and then the switches within the case are evaluated. (Note that the last assignment on line 13 of the Verilog code has been moved to the beginning of the RTLIL process to line 13 of the RTLIL listing.) I.e. the special cases deeper in the switch hierarchy override the defaults on the upper levels. The assignments in lines 12 and 22 of the RTLIL code serve as an example for this.

Note that in contrast to this, the order within the RTLIL::SwitchRule objects within a RTLIL::CaseRule is preserved with respect to the original AST and Verilog code.

- The whole RTLIL::CaseRule/RTLIL::SwitchRule tree describes an asynchronous circuit. I.e. the decision tree formed by the switches can be seen independently for each assigned signal. Whenever one assigned signal changes, all signals that depend on the changed signals are to be updated. For example the assignments in lines 16 and 18 in the RTLIL code in fact influence the assignment in line 12, even though they are in the “wrong order”.

The only synchronous part of the process is in the RTLIL::SyncRule object generated at line 35 in the RTLIL code. The sync rule is the only part of the process where the original signals are assigned. The synchronization event from the original Verilog code has been translated into the synchronization type (posedge) and signal (\clock) for the RTLIL::SyncRule object. In the case of this simple example the RTLIL::SyncRule object is later simply transformed into a set of d-type flip-flops and the RTLIL::CaseRule/RTLIL::SwitchRule tree to a decision tree using multiplexers.

In more complex examples (e.g. asynchronous resets) the part of the RTLIL::CaseRule/RTLIL::SwitchRule tree that describes the asynchronous reset must first be transformed to the correct RTLIL::SyncRule objects. This is done by the proc_arst pass.

4.1. Internal flow
The ProcessGenerator algorithm

The `AST_INTERNAL::ProcessGenerator` uses the following internal state variables:

- `subst_rvalue_from` and `subst_rvalue_to`
  These two variables hold the replacement pattern that should be used by `AST::AstNode::genRTLIL()` for signals with blocking assignments. After initialization of `AST_INTERNAL::ProcessGenerator` these two variables are empty.

- `subst_lvalue_from` and `subst_lvalue_to`
  These two variables contain the mapping from left-hand-side signals (`<name>`) to the current temporary signal for the same thing (initially `$0\ <name>$`).

- `current_case`
  A pointer to a `RTLIL::CaseRule` object. Initially this is the root case of the generated `RTLIL::Process`.

As the algorithm runs these variables are continuously modified as well as pushed to the stack and later restored to their earlier values by popping from the stack.

On startup the ProcessGenerator generates a new `RTLIL::Process` object with an empty root case and initializes its state variables as described above. Then the `RTLIL::SyncRule` objects are created using the synchronization events from the AST_ALWAYS node and the initial values of `subst_lvalue_from` and `subst_lvalue_to`. Then the AST for this process is evaluated recursively.

During this recursive evaluation, three different relevant types of AST nodes can be discovered: `AST.Assign.LE` (nonblocking assignments), `AST.Assign.EQ` (blocking assignments) and `AST.Case` (if or case statement).

Handling of nonblocking assignments

When an `AST.Assign.LE` node is discovered, the following actions are performed by the ProcessGenerator:

- The left-hand-side is evaluated using `AST::AstNode::genRTLIL()` and mapped to a temporary signal name using `subst_lvalue_from` and `subst_lvalue_to`.
- The right-hand-side is evaluated using `AST::AstNode::genRTLIL()`. For this call, the values of `subst_rvalue_from` and `subst_rvalue_to` are used to map blocking-assigned signals correctly.
- Remove all assignments to the same left-hand-side as this assignment from the `current_case` and all cases within it.
- Add the new assignment to the `current_case`.

Handling of blocking assignments

When an `AST.Assign.EQ` node is discovered, the following actions are performed by the ProcessGenerator:

- Perform all the steps that would be performed for a nonblocking assignment (see above).
- Remove the found left-hand-side (before lvalue mapping) from `subst_rvalue_from` and also remove the respective bits from `subst_rvalue_to`.
- Append the found left-hand-side (before lvalue mapping) to `subst_rvalue_from` and append the found right-hand-side to `subst_rvalue_to`. 
Handling of cases and if-statements

When an AST_CASE node is discovered, the following actions are performed by the ProcessGenerator:

- The values of subst_rvalue_from, subst_rvalue_to, subst_lvalue_from and subst_lvalue_to are pushed to the stack.
- A new RTLIL::SwitchRule object is generated, the selection expression is evaluated using AST::AstNode::genRTLIL() (with the use of subst_rvalue_from and subst_rvalue_to) and added to the RTLIL::SwitchRule object and the object is added to the current_case.
- All lvalues assigned to within the AST_CASE node using blocking assignments are collected and saved in the local variable this_case_eq_lvalue.
- New temporary signals are generated for all signals in this_case_eq_lvalue and stored in this_case_eq_ltemp.
- The signals in this_case_eq_lvalue are mapped using subst_rvalue_from and subst_rvalue_to and the resulting set of signals is stored in this_case_eq_rvalue.

Then the following steps are performed for each AST_COND node within the AST_CASE node:

- Set subst_rvalue_from, subst_rvalue_to, subst_lvalue_from and subst_lvalue_to to the values that have been pushed to the stack.
- Remove this_case_eq_lvalue from subst_lvalue_from/subst_lvalue_to.
- Append this_case_eq_lvalue to subst_lvalue_from and append this_case_eq_ltemp to subst_lvalue_to.
- Push the value of current_case.
- Create a new RTLIL::CaseRule. Set current_case to the new object and add the new object to the RTLIL::SwitchRule created above.
- Add an assignment from this_case_eq_rvalue to this_case_eq_ltemp to the new current_case.
- Evaluate the compare value for this case using AST::AstNode::genRTLIL() (with the use of subst_rvalue_from and subst_rvalue_to) modify the new current_case accordingly.
- Recursion into the children of the AST_COND node.
- Restore current_case by popping the old value from the stack.

Finally the following steps are performed:

- The values of subst_rvalue_from, subst_rvalue_to, subst_lvalue_from and subst_lvalue_to are popped from the stack.
- The signals from this_case_eq_lvalue are removed from the subst_rvalue_from/subst_rvalue_to-pair.
- The value of this_case_eq_lvalue is appended to subst_rvalue_from and the value of this_case_eq_ltemp is appended to subst_rvalue_to.
- Map the signals in this_case_eq_lvalue using subst_lvalue_from/subst_lvalue_to.
- Remove all assignments to signals in this_case_eq_lvalue in current_case and all cases within it.
- Add an assignment from this_case_eq_ltemp to this_case_eq_lvalue to current_case.
Further analysis of the algorithm for cases and if-statements

With respect to nonblocking assignments the algorithm is easy: later assignments invalidate earlier assignments. For each signal assigned using nonblocking assignments exactly one temporary variable is generated (with the $0-prefix) and this variable is used for all assignments of the variable.

Note how all the _eq_-variables become empty when no blocking assignments are used and many of the steps in the algorithm can then be ignored as a result of this.

For a variable with blocking assignments the algorithm shows the following behaviour: First a new temporary variable is created. This new temporary variable is then registered as the assignment target for all assignments for this variable within the cases for this AST_CASE node. Then for each case the new temporary variable is first assigned the old temporary variable. This assignment is overwritten if the variable is actually assigned in this case and is kept as a default value otherwise.

This yields an RTLIL::CaseRule that assigns the new temporary variable in all branches. So when all cases have been processed a final assignment is added to the containing block that assigns the new temporary variable to the old one. Note how this step always overrides a previous assignment to the old temporary variable. Other than nonblocking assignments, the old assignment could still have an effect somewhere in the design, as there have been calls to AST::AstNode::genRTLIL() with a subst_rvalue_from/subst_rvalue_to-tuple that contained the right-hand-side of the old assignment.

The proc pass

The ProcessGenerator converts a behavioural model in AST representation to a behavioural model in RTLIL::Process representation. The actual conversion from a behavioural model to an RTL representation is performed by the proc pass and the passes it launches:

- **proc_clean** and **proc_rmdead**
  These two passes just clean up the RTLIL::Process structure. The proc_clean pass removes empty parts (eg. empty assignments) from the process and proc_rmdead detects and removes unreachable branches from the process’s decision trees.

- **proc_arst**
  This pass detects processes that describe d-type flip-flops with asynchronous resets and rewrites the process to better reflect what they are modelling: Before this pass, an asynchronous reset has two edge-sensitive sync rules and one top-level RTLIL::SwitchRule for the reset path. After this pass the sync rule for the reset is level-sensitive and the top-level RTLIL::SwitchRule has been removed.

- **proc_mux**
  This pass converts the RTLIL::CaseRule/RTLIL::SwitchRule-tree to a tree of multiplexers per written signal. After this, the RTLIL::Process structure only contains the RTLIL::SyncRule s that describe the output registers.

- **proc_diff**
  This pass replaces the RTLIL::SyncRules to d-type flip-flops (with asynchronous resets if necessary).

- **proc_diff**
  This pass replaces the RTLIL::MemWriteActions with $memwr cells.

- **proc_clean**
  A final call to proc_clean removes the now empty RTLIL::Process objects.

Performing these last processing steps in passes instead of in the Verilog frontend has two important benefits: First it improves the transparency of the process. Everything that happens in a separate pass is easier to debug, as the RTLIL data structures can be easily investigated before and after each of the steps.
Second it improves flexibility. This scheme can easily be extended to support other types of storage-elements, such as sr-latches or d-latches, without having to extend the actual Verilog frontend.

4.2 Internal formats

4.2.1 Format overview

Yosys uses two different internal formats. The first is used to store an abstract syntax tree (AST) of a Verilog input file. This format is simply called AST and is generated by the Verilog Frontend. This data structure is consumed by a subsystem called AST Frontend\(^1\). This AST Frontend then generates a design in Yosys’ main internal format, the Register-Transfer-Level-Intermediate-Language (RTLIL) representation. It does that by first performing a number of simplifications within the AST representation and then generating RTLIL from the simplified AST data structure.

The RTLIL representation is used by all passes as input and outputs. This has the following advantages over using different representational formats between different passes:

- The passes can be rearranged in a different order and passes can be removed or inserted.
- Passes can simply pass-thru the parts of the design they don’t change without the need to convert between formats. In fact Yosys passes output the same data structure they received as input and performs all changes in place.
- All passes use the same interface, thus reducing the effort required to understand a pass when reading the Yosys source code, e.g. when adding additional features.

The RTLIL representation is basically a netlist representation with the following additional features:

- An internal cell library with fixed-function cells to represent RTL datapath and register cells as well as logical gate-level cells (single-bit gates and registers).
- Support for multi-bit values that can use individual bits from wires as well as constant bits to represent coarse-grain netlists.
- Support for basic behavioural constructs (if-then-else structures and multi-case switches with a sensitivity list for updating the outputs).
- Support for multi-port memories.

The use of RTLIL also has the disadvantage of having a very powerful format between all passes, even when doing gate-level synthesis where the more advanced features are not needed. In order to reduce complexity for passes that operate on a low-level representation, these passes check the features used in the input RTLIL and fail to run when unsupported high-level constructs are used. In such cases a pass that transforms the higher-level constructs to lower-level constructs must be called from the synthesis script first.

4.2.2 The RTL Intermediate Language (RTLIL)

All frontends, passes and backends in Yosys operate on a design in RTLIL representation. The only exception are the high-level frontends that use the AST representation as an intermediate step before generating RTLIL data.

In order to avoid reinventing names for the RTLIL classes, they are simply referred to by their full C++ name, i.e. including the `RTLIL::` namespace prefix, in this document.

---

\(^1\) In Yosys the term pass is only used to refer to commands that operate on the RTLIL data structure.
Figure 4.4 shows a simplified Entity-Relationship Diagram (ER Diagram) of RTLIL. In $1 : N$ relationships the arrow points from the $N$ side to the 1. For example one RTLIL::Design contains $N$ (zero to many) instances of RTLIL::Module. A two-pointed arrow indicates a $1 : 1$ relationship.

The RTLIL::Design is the root object of the RTLIL data structure. There is always one “current design” in memory which passes operate on, frontends add data to and backends convert to exportable formats. But in some cases passes internally generate additional RTLIL::Design objects. For example when a pass is reading an auxiliary Verilog file such as a cell library, it might create an additional RTLIL::Design object and call the Verilog frontend with this other object to parse the cell library.

There is only one active RTLIL::Design object that is used by all frontends, passes and backends called by the user, e.g. using a synthesis script. The RTLIL::Design then contains zero to many RTLIL::Module objects. This corresponds to modules in Verilog or entities in VHDL. Each module in turn contains objects from three different categories:

- RTLIL::Cell and RTLIL::Wire objects represent classical netlist data.
- RTLIL::Process objects represent the decision trees (if-then-else statements, etc.) and synchronization declarations (clock signals and sensitivity) from Verilog always and VHDL process blocks.
- RTLIL::Memory objects represent addressable memories (arrays).

Usually the output of the synthesis procedure is a netlist, i.e. all RTLIL::Process and RTLIL::Memory objects must be replaced by RTLIL::Cell and RTLIL::Wire objects by synthesis passes.

All features of the HDL that cannot be mapped directly to these RTLIL classes must be transformed to an RTLIL-compatible representation by the HDL frontend. This includes Verilog-features such as generate-blocks, loops and parameters.

The following sections contain a more detailed description of the different parts of RTLIL and rationale behind some of the design decisions.
RTLIL identifiers

All identifiers in RTLIL (such as module names, port names, signal names, cell types, etc.) follow the following naming convention: they must either start with a backslash (\) or a dollar sign ($).

Identifiers starting with a backslash are public visible identifiers. Usually they originate from one of the HDL input files. For example the signal name \sig42 is most likely a signal that was declared using the name sig42 in an HDL input file. On the other hand the signal name $sig42 is an auto-generated signal name. The backends convert all identifiers that start with a dollar sign to identifiers that do not collide with identifiers that start with a backslash.

This has three advantages:

- First, it is impossible that an auto-generated identifier collides with an identifier that was provided by the user.
- Second, the information about which identifiers were originally provided by the user is always available which can help guide some optimizations. For example, opt_clean tries to preserve signals with a user-provided name but doesn’t hesitate to delete signals that have auto-generated names when they just duplicate other signals. Note that this can be overridden with the -purge option to also delete internal nets with user-provided names.
- Third, the delicate job of finding suitable auto-generated public visible names is deferred to one central location. Internally auto-generated names that may hold important information for Yosys developers can be used without disturbing external tools. For example the Verilog backend assigns names in the form _123_.

Whitespace and control characters (any character with an ASCII code 32 or less) are not allowed in RTLIL identifiers; most frontends and backends cannot support these characters in identifiers.

In order to avoid programming errors, the RTLIL data structures check if all identifiers start with either a backslash or a dollar sign, and contain no whitespace or control characters. Violating these rules results in a runtime error.

All RTLIL identifiers are case sensitive.

Some transformations, such as flattening, may have to change identifiers provided by the user to avoid name collisions. When that happens, attribute hdlname is attached to the object with the changed identifier. This attribute contains one name (if emitted directly by the frontend, or is a result of disambiguation) or multiple names separated by spaces (if a result of flattening). All names specified in the hdlname attribute are public and do not include the leading \

RTLIL::Design and RTLIL::Module

The RTLIL::Design object is basically just a container for RTLIL::Module objects. In addition to a list of RTLIL::Module objects the RTLIL::Design also keeps a list of selected objects, i.e. the objects that passes should operate on. In most cases the whole design is selected and therefore passes operate on the whole design. But this mechanism can be useful for more complex synthesis jobs in which only parts of the design should be affected by certain passes.

Besides the objects shown in the ER diagram above, an RTLIL::Module object contains the following additional properties:

- The module name
- A list of attributes
- A list of connections between wires
- An optional frontend callback used to derive parametrized variations of the module
The attributes can be Verilog attributes imported by the Verilog frontend or attributes assigned by passes. They can be used to store additional metadata about modules or just mark them to be used by certain part of the synthesis script but not by others.

Verilog and VHDL both support parametric modules (known as “generic entities” in VHDL). The RTLIL format does not support parametric modules itself. Instead each module contains a callback function into the AST frontend to generate a parametrized variation of the RTLIL::Module as needed. This callback then returns the auto-generated name of the parametrized variation of the module. (A hash over the parameters and the module name is used to prohibit the same parametrized variation from being generated twice. For modules with only a few parameters, a name directly containing all parameters is generated instead of a hash string.)

RTLIL::Cell and RTLIL::Wire

A module contains zero to many RTLIL::Cell and RTLIL::Wire objects. Objects of these types are used to model netlists. Usually the goal of all synthesis efforts is to convert all modules to a state where the functionality of the module is implemented only by cells from a given cell library and wires to connect these cells with each other. Note that module ports are just wires with a special property.

An RTLIL::Wire object has the following properties:

- The wire name
- A list of attributes
- A width (buses are just wires with a width more than 1)
- Bus direction (MSB to LSB or vice versa)
- Lowest valid bit index (LSB or MSB depending on bus direction)
- If the wire is a port: port number and direction (input/output/inout)

As with modules, the attributes can be Verilog attributes imported by the Verilog frontend or attributes assigned by passes.

In Yosys, busses (signal vectors) are represented using a single wire object with a width more than 1. So Yosys does not convert signal vectors to individual signals. This makes some aspects of RTLIL more complex but enables Yosys to be used for coarse grain synthesis where the cells of the target architecture operate on entire signal vectors instead of single bit wires.

In Verilog and VHDL, busses may have arbitrary bounds, and LSB can have either the lowest or the highest bit index. In RTLIL, bit 0 always corresponds to LSB; however, information from the HDL frontend is preserved so that the bus will be correctly indexed in error messages, backend output, constraint files, etc.

An RTLIL::Cell object has the following properties:

- The cell name and type
- A list of attributes
- A list of parameters (for parametric cells)
- Cell ports and the connections of ports to wires and constants

The connections of ports to wires are coded by assigning an RTLIL::SigSpec to each cell port. The RTLIL::SigSpec data type is described in the next section.
RTLIL::SigSpec

A “signal” is everything that can be applied to a cell port. I.e.

- Any constant value of arbitrary bit-width
  1em For example: 1337, 16'b0000010100111001, 1'b1, 1'b\text{x}
- All bits of a wire or a selection of bits from a wire
  1em For example: mywire, mywire[24], mywire[15:8]
- Concatenations of the above
  1em For example: {16'd1337, mywire[15:8]}

The RTLIL::SigSpec data type is used to represent signals. The RTLIL::Cell object contains one RTLIL::SigSpec for each cell port.

In addition, connections between wires are represented using a pair of RTLIL::SigSpec objects. Such pairs are needed in different locations. Therefore the type name RTLIL::SigSig was defined for such a pair.

RTLIL::Process

When a high-level HDL frontend processes behavioural code it splits it up into data path logic (e.g. the expression \texttt{a + b} is replaced by the output of an adder that takes \texttt{a} and \texttt{b} as inputs) and an RTLIL::Process that models the control logic of the behavioural code. Let’s consider a simple example:

```vhdl
module ff_with_en_and_async_reset(clock, reset, enable, d, q);
  input clock, reset, enable, d;
  output reg q;
  always @(posedge clock, posedge reset)
    if (reset)
      q <= 0;
    else if (enable)
      q <= d;
  endmodule
```

In this example there is no data path and therefore the RTLIL::Module generated by the frontend only contains a few RTLIL::Wire objects and an RTLIL::Process. The RTLIL::Process in RTLIL syntax:

```vhdl
process $proc$ff_with_en_and_async_reset.v:4$1
  assign $0\q[0:0] \q
  switch \reset
    case 1'1
      assign $0\q[0:0] 1'0
    case
      switch \enable
        case 1'1
          assign $0\q[0:0] \d
        case
        end
    end
  sync posedge \clock
  update \q $0\q[0:0]
  sync posedge \reset
  update \q $0\q[0:0]
end
```

4.2. Internal formats
This RTLIL::Process contains two RTLIL::SyncRule objects, two RTLIL::SwitchRule objects and five RTLIL::CaseRule objects. The wire $0\langle q[0:0] \rangle$ is an automatically created wire that holds the next value of \$q. The lines 2..12 describe how $0\langle q[0:0] \rangle$ should be calculated. The lines 13..16 describe how the value of $0\langle q[0:0] \rangle$ is used to update \$q.

An RTLIL::Process is a container for zero or more RTLIL::SyncRule objects and exactly one RTLIL::CaseRule object, which is called the root case.

An RTLIL::SyncRule object contains an (optional) synchronization condition (signal and edge-type), zero or more assignments (RTLIL::SigSig), and zero or more memory writes (RTLIL::MemWriteAction). The always synchronization condition is used to break combinatorial loops when a latch should be inferred instead.

An RTLIL::CaseRule is a container for zero or more assignments (RTLIL::SigSig) and zero or more RTLIL::SwitchRule objects. An RTLIL::SwitchRule objects is a container for zero or more RTLIL::CaseRule objects.

In the above example the lines 2..12 are the root case. Here $0\langle q[0:0] \rangle$ is first assigned the old value \$q as default value (line 2). The root case also contains an RTLIL::SwitchRule object (lines 3..12). Such an object is very similar to the C switch statement as it uses a control signal (\$reset in this case) to determine which of its cases should be active. The RTLIL::SwitchRule object then contains one RTLIL::CaseRule object per case. In this example there is a case for \$reset == 1 that causes $0\langle q[0:0] \rangle$ to be set (lines 4 and 5) and a default case that in turn contains a switch that sets $0\langle q[0:0] \rangle$ to the value of \$d if \$enable is active (lines 6..11).

A case can specify zero or more compare values that will determine whether it matches. Each of the compare values must be the exact same width as the control signal. When more than one compare value is specified, the case matches if any of them matches the control signal; when zero compare values are specified, the case always matches (i.e. it is the default case).

A switch prioritizes cases from first to last: multiple cases can match, but only the first matched case becomes active. This normally synthesizes to a priority encoder. The parallel_case attribute allows passes to assume that no more than one case will match, and full_case attribute allows passes to assume that exactly one case will match; if these invariants are ever dynamically violated, the behavior is undefined. These attributes are useful when an invariant invisible to the synthesizer causes the control signal to never take certain bit patterns.

The lines 13..16 then cause \$q to be updated whenever there is a positive clock edge on \$clock or \$reset.

In order to generate such a representation, the language frontend must be able to handle blocking and nonblocking assignments correctly. However, the language frontend does not need to identify the correct type of storage element for the output signal or generate multiplexers for the decision tree. This is done by passes that work on the RTLIL representation. Therefore it is relatively easy to substitute these steps with other algorithms that target different target architectures or perform optimizations or other transformations on the decision trees before further processing them.

One of the first actions performed on a design in RTLIL representation in most synthesis scripts is identifying asynchronous resets. This is usually done using the proc_arst pass. This pass transforms the above example to the following RTLIL::Process:

```plaintext
process $proc_ff_with_en_and_async_reset.v:4$1
    assign $0\langle q[0:0] \rangle \ \$q
    switch \$enable
        case 1'1
            assign $0\langle q[0:0] \rangle \ \$d
        case
```

1 The syntax 1'1 in the RTLIL code specifies a constant with a length of one bit (the first 1), and this bit is a one (the second 1).
This pass has transformed the outer `RTLIL::SwitchRule` into a modified `RTLIL::SyncRule` object for the \reset signal. Further processing converts the `RTLIL::Process` into e.g. a d-type flip-flop with asynchronous reset and a multiplexer for the enable signal:

```plaintext
end
sync posedge \clock
    update \q $0\q[0:0]
sync high \reset
    update \q 1'0
end
```

Different combinations of passes may yield different results. Note that $adff$ and $mux$ are internal cell types that still need to be mapped to cell types from the target cell library.

Some passes refuse to operate on modules that still contain `RTLIL::Process` objects as the presence of these objects in a module increases the complexity. Therefore the passes to translate processes to a netlist of cells are usually called early in a synthesis script. The proc pass calls a series of other passes that together perform this conversion in a way that is suitable for most synthesis tasks.

**RTLIL::Memory**

For every array (memory) in the HDL code an `RTLIL::Memory` object is created. A memory object has the following properties:

- The memory name
- A list of attributes
- The width of an addressable word
- The size of the memory in number of words

All read accesses to the memory are transformed to `$memrd$` cells and all write accesses to `$memwr$` cells by the language frontend. These cells consist of independent read- and write-ports to the memory. Memory initialization is transformed to `$meminit$` cells by the language frontend. The `\MEMID` parameter on these cells is used to link them together and to the `RTLIL::Memory` object they belong to.
The rationale behind using separate cells for the individual ports versus creating a large multiport memory cell right in the language frontend is that the separate $memrd and $memwr cells can be consolidated using resource sharing. As resource sharing is a non-trivial optimization problem where different synthesis tasks can have different requirements it lends itself to do the optimisation in separate passes and merge the RTLIL::Memory objects and $memrd and $memwr cells to multiport memory blocks after resource sharing is completed.

The memory pass performs this conversion and can (depending on the options passed to it) transform the memories directly to d-type flip-flops and address logic or yield multiport memory blocks (represented using $mem cells).

See Memories for details about the memory cell types.

### 4.2.3 RTLIL text representation

This appendix documents the text representation of RTLIL in extended Backus-Naur form (EBNF).

The grammar is not meant to represent semantic limitations. That is, the grammar is “permissive”, and later stages of processing perform more rigorous checks.

The grammar is also not meant to represent the exact grammar used in the RTLIL frontend, since that grammar is specific to processing by lex and yacc, is even more permissive, and is somewhat less understandable than simple EBNF notation.

Finally, note that all statements (rules ending in -stmt) terminate in an end-of-line. Because of this, a statement cannot be broken into multiple lines.

#### Lexical elements

**Characters**

An RTLIL file is a stream of bytes. Strictly speaking, a “character” in an RTLIL file is a single byte. The lexer treats multi-byte encoded characters as consecutive single-byte characters. While other encodings may work, UTF-8 is known to be safe to use. Byte order marks at the beginning of the file will cause an error.

ASCII spaces (32) and tabs (9) separate lexer tokens.

A **nonws** character, used in identifiers, is any character whose encoding consists solely of bytes above ASCII space (32).

An **eol** is one or more consecutive ASCII newlines (10) and carriage returns (13).

**Identifiers**

There are two types of identifiers in RTLIL:

- Publically visible identifiers
- Auto-generated identifiers

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;id&gt;</td>
<td>::= &lt;public-id&gt;</td>
</tr>
<tr>
<td>&lt;public-id&gt;</td>
<td>::= \ &lt;nonws&gt;+</td>
</tr>
<tr>
<td>&lt;autogen-id&gt;</td>
<td>::= $ &lt;nonws&gt;+</td>
</tr>
</tbody>
</table>
Values

A value consists of a width in bits and a bit representation, most significant bit first. Bits may be any of:

- 0: A logic zero value
- 1: A logic one value
- x: An unknown logic value (or don’t care in case patterns)
- z: A high-impedance value (or don’t care in case patterns)
- m: A marked bit (internal use only)
- -: A don’t care value

An integer is simply a signed integer value in decimal format. **Warning:** Integer constants are limited to 32 bits. That is, they may only be in the range $[-2^{31}, 2^{31})$. Integers outside this range will result in an error.

Strings

A string is a series of characters delimited by double-quote characters. Within a string, any character except ASCII NUL (0) may be used. In addition, certain escapes can be used:

- \n: A newline
- \t: A tab
- \ooo: A character specified as a one, two, or three digit octal value

All other characters may be escaped by a backslash, and become the following character. Thus:

- \\: A backslash
- \": A double-quote
- \x: An ‘r’ character

Comments

A comment starts with a # character and proceeds to the end of the line. All comments are ignored.
**File**

A file consists of an optional autoindex statement followed by zero or more modules.

```plaintext
<file> ::= <autoidx-stmt>? <module>*
```

**Autoindex statements**

The autoindex statement sets the global autoindex value used by Yosys when it needs to generate a unique name, e.g. `flattenN`. The N part is filled with the value of the global autoindex value, which is subsequently incremented. This global has to be dumped into RTLIL, otherwise e.g. dumping and running a pass would have different properties than just running a pass on a warm design.

```plaintext
<autoidx-stmt> ::= autoidx <integer> <eol>
```

**Modules**

Declares a module, with zero or more attributes, consisting of zero or more wires, memories, cells, processes, and connections.

```plaintext
<module> ::= <attr-stmt>* <module-stmt> <module-body> <module-end-stmt>
<module-stmt> ::= module <id> <eol>
<module-body> ::= (<param-stmt>
| <wire>
| <memory>
| <cell>
| <process>)*
<param-stmt> ::= parameter <id> <constant>? <eol>
<constant> ::= <value> | <integer> | <string>
<module-end-stmt> ::= end <eol>
```

**Attribute statements**

Declares an attribute with the given identifier and value.

```plaintext
<attr-stmt> ::= attribute <id> <constant> <eol>
```

**Signal specifications**

A signal is anything that can be applied to a cell port, i.e. a constant value, all bits or a selection of bits from a wire, or concatenations of those.

**Warning:** When an integer constant is a sigspec, it is always 32 bits wide, 2’s complement. For example, a constant of −1 is the same as `32’11111111111111111111111111111111`, while a constant of 1 is the same as `32’1`.

See `RTLIL::SigSpec` for an overview of signal specifications.
<sigspec> ::= <constant>  
| <wire-id>  
| <sigspec> [ <integer> (:<integer>)? ]  
| { <sigspec>* }  

Connections

Declares a connection between the given signals.

<conn-stmt> ::= connect <sigspec> <sigspec> <eol>

Wires

Declares a wire, with zero or more attributes, with the given identifier and options in the enclosing module.

See RTLIL::Cell and RTLIL::Wire for an overview of wires.

<memory-stmt> ::= membio <memory-option>* <id> <eol>
<memory-option> ::= size <integer>  
| offset <integer>  
| input <integer>  
| output <integer>  
| inout <integer>  
| upto  
| signed

Memories

Declares a memory, with zero or more attributes, with the given identifier and options in the enclosing module.

See RTLIL::Memory for an overview of memory cells, and Memories for details about memory cell types.
Cells

Declares a cell, with zero or more attributes, with the given identifier and type in the enclosing module. Cells perform functions on input signals. See Internal cell library for a detailed list of cell types.

```
<cell> ::= <attr-stmt>* <cell-stmt> <cell-body-stmt>* <cell-end-stmt>
<cell-stmt> ::= cell <cell-type> <cell-id> <eol>
<cell-id> ::= <id>
<cell-type> ::= <id>
<cell-body-stmt> ::= parameter (signed | real)? <id> <constant> <eol>
             | connect <id> <sigspec> <eol>
<cell-end-stmt> ::= end <eol>
```

Processes

Declares a process, with zero or more attributes, with the given identifier in the enclosing module. The body of a process consists of zero or more assignments, exactly one switch, and zero or more syncs. See RTLIL::Process for an overview of processes.

```
<process> ::= <attr-stmt>* <proc-stmt> <process-body> <proc-end-stmt>
.proc-stmt ::= process <id> <eol>
<process-body> ::= <assign-stmt>* <switch>? <assign-stmt>* <sync>*
<assign-stmt> ::= assign <dest-sigspec> <src-sigspec> <eol>
<dest-sigspec> ::= <sigspec>
<src-sigspec> ::= <sigspec>
<proc-end-stmt> ::= end <eol>
```

Switches

Switches test a signal for equality against a list of cases. Each case specifies a comma-separated list of signals to check against. If there are no signals in the list, then the case is the default case. The body of a case consists of zero or more switches and assignments. Both switches and cases may have zero or more attributes.

```
<switch> ::= <switch-stmt> <case>* <switch-end-stmt>
.switch-stmt ::= <attr-stmt>* switch <sigspec> <eol>
<case> ::= <attr-stmt>* <case-stmt> <case-body>
<case-stmt> ::= case <compare>? <eol>
<compare> ::= <sigspec> (, <sigspec>)*
<case-body> ::= (<switch> | <assign-stmt>)*
<switch-end-stmt> ::= end <eol>
```
## Syncs

Syncs update signals with other signals when an event happens. Such an event may be:

- An edge or level on a signal
- Global clock ticks
- Initialization
- Always

```plaintext
<sync> ::= <sync-stmt> <update-stmt>*
<sync-stmt> ::= sync <sync-type> <sigspec> <eol>
                | sync global <eol>
                | sync init <eol>
                | sync always <eol>
<sync-type> ::= low | high | posedge | negedge | edge
<update-stmt> ::= update <dest-sigspec> <src-sigspec> <eol>
```

---

### 4.2.4 Internal cell library

Most of the passes in Yosys operate on netlists, i.e. they only care about the `RTLIL::Wire` and `RTLIL::Cell` objects in an `RTLIL::Module`. This chapter discusses the cell types used by Yosys to represent a behavioural design internally.

This chapter is split in two parts. In the first part the internal RTL cells are covered. These cells are used to represent the design on a coarse grain level. Like in the original HDL code on this level the cells operate on vectors of signals and complex cells like adders exist. In the second part the internal gate cells are covered. These cells are used to represent the design on a fine-grain gate-level. All cells from this category operate on single bit signals.

### RTL cells

Most of the RTL cells closely resemble the operators available in HDLs such as Verilog or VHDL. Therefore Verilog operators are used in the following sections to define the behaviour of the RTL cells.

Note that all RTL cells have parameters indicating the size of inputs and outputs. When passes modify RTL cells they must always keep the values of these parameters in sync with the size of the signals connected to the inputs and outputs.

Simulation models for the RTL cells can be found in the file `techlibs/common/simlib.v` in the Yosys source tree.

### Unary operators

All unary RTL cells have one input port \( \mathbf{A} \) and one output port \( \mathbf{Y} \). They also have the following parameters:

- \( \mathbf{A}_\text{_SIGNED} \)
  - Set to a non-zero value if the input \( \mathbf{A} \) is signed and therefore should be sign-extended when needed.

- \( \mathbf{A}_\text{_WIDTH} \)
  - The width of the input port \( \mathbf{A} \).

- \( \mathbf{Y}_\text{_WIDTH} \)
  - The width of the output port \( \mathbf{Y} \).
Table 4.2 lists all cells for unary RTL operators.

**Table 4.2: Cell types for unary operators with their corresponding Verilog expressions.**

<table>
<thead>
<tr>
<th>Verilog</th>
<th>Cell Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Y = \neg A$</td>
<td>$\text{not}$</td>
</tr>
<tr>
<td>$Y = +A$</td>
<td>$\text{pos}$</td>
</tr>
<tr>
<td>$Y = -A$</td>
<td>$\text{neg}$</td>
</tr>
<tr>
<td>$Y = &amp; A$</td>
<td>$\text{reduce_and}$</td>
</tr>
<tr>
<td>$Y =</td>
<td>A$</td>
</tr>
<tr>
<td>$Y = \neg A$</td>
<td>$\text{reduce_xor}$</td>
</tr>
<tr>
<td>$Y =</td>
<td>A$</td>
</tr>
<tr>
<td>$Y = !A$</td>
<td>$\text{logic_not}$</td>
</tr>
</tbody>
</table>

For the unary cells that output a logical value ($\text{reduce_and}$, $\text{reduce_or}$, $\text{reduce_xor}$, $\text{reduce_xnor}$, $\text{reduce_bool}$, $\text{logic_not}$), when the \text{Y_WIDTH} parameter is greater than 1, the output is zero-extended, and only the least significant bit varies.

Note that $\text{reduce_or}$ and $\text{reduce_bool}$ actually represent the same logic function. But the HDL frontends generate them in different situations. A $\text{reduce_or}$ cell is generated when the prefix \text{|} operator is being used. A $\text{reduce_bool}$ cell is generated when a bit vector is used as a condition in an if-statement or ?:-expression.

**Binary operators**

All binary RTL cells have two input ports \text{A} and \text{B} and one output port \text{Y}. They also have the following parameters:

\text{\textbackslash A\_SIGNED}
- Set to a non-zero value if the input \text{A} is signed and therefore should be sign-extended when needed.

\text{\textbackslash A\_WIDTH}
- The width of the input port \text{A}.

\text{\textbackslash B\_SIGNED}
- Set to a non-zero value if the input \text{B} is signed and therefore should be sign-extended when needed.

\text{\textbackslash B\_WIDTH}
- The width of the input port \text{B}.

\text{\textbackslash Y\_WIDTH}
- The width of the output port \text{Y}.

Table 4.3 lists all cells for binary RTL operators.
Table 4.3: Cell types for binary operators with their corresponding Verilog expressions.

<table>
<thead>
<tr>
<th>Verilog</th>
<th>Cell Type</th>
<th>Verilog</th>
<th>Cell Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Y = A &amp; B</td>
<td>$\text{and}$</td>
<td>Y = A &lt; B</td>
<td>$\text{lt}$</td>
</tr>
<tr>
<td>Y = A</td>
<td>$\text{or}$</td>
<td>Y = A &lt;= B</td>
<td>$\text{le}$</td>
</tr>
<tr>
<td>Y = A ^ B</td>
<td>$\text{xor}$</td>
<td>Y = A == B</td>
<td>$\text{eq}$</td>
</tr>
<tr>
<td>Y = A ~^ B</td>
<td>$\text{xnor}$</td>
<td>Y = A != B</td>
<td>$\text{ne}$</td>
</tr>
<tr>
<td>Y = A &lt;&lt; B</td>
<td>$\text{shl}$</td>
<td>Y = A &gt;= B</td>
<td>$\text{ge}$</td>
</tr>
<tr>
<td>Y = A &gt;&gt; B</td>
<td>$\text{shr}$</td>
<td>Y = A &gt; B</td>
<td>$\text{gt}$</td>
</tr>
<tr>
<td>Y = A &lt;&lt;&lt; B</td>
<td>$\text{sshl}$</td>
<td>Y = A + B</td>
<td>$\text{add}$</td>
</tr>
<tr>
<td>Y = A &gt;&gt;&gt; B</td>
<td>$\text{sshr}$</td>
<td>Y = A - B</td>
<td>$\text{sub}$</td>
</tr>
<tr>
<td>Y = A &amp;&amp; B</td>
<td>$\text{logic_and}$</td>
<td>Y = A * B</td>
<td>$\text{mul}$</td>
</tr>
<tr>
<td>Y = A</td>
<td></td>
<td>B</td>
<td>$\text{logic_or}$</td>
</tr>
<tr>
<td>Y = A == B</td>
<td>$\text{eqx}$</td>
<td>Y = A % B</td>
<td>$\text{mod}$</td>
</tr>
<tr>
<td>Y = A !== B</td>
<td>$\text{nex}$</td>
<td>N/A</td>
<td>$\text{divfloor}$</td>
</tr>
<tr>
<td>Y = A ** B</td>
<td>$\text{pow}$</td>
<td>N/A</td>
<td>$\text{modfloor}$</td>
</tr>
</tbody>
</table>

The $\text{shl}$ and $\text{shr}$ cells implement logical shifts, whereas the $\text{sshl}$ and $\text{sshr}$ cells implement arithmetic shifts. The $\text{shl}$ and $\text{sshl}$ cells implement the same operation. All four of these cells interpret the second operand as unsigned, and require \texttt{B\_SIGNED} to be zero.

Two additional shift operator cells are available that do not directly correspond to any operator in Verilog, $\text{shift}$ and $\text{shiftx}$. The $\text{shift}$ cell performs a right logical shift if the second operand is positive (or unsigned), and a left logical shift if it is negative. The $\text{shiftx}$ cell performs the same operation as the $\text{shift}$ cell, but the vacated bit positions are filled with undef (x) bits, and corresponds to the Verilog indexed part-select expression.

For the binary cells that output a logical value ($\text{logic\_and}$, $\text{logic\_or}$, $\text{eqx}$, $\text{nex}$, $\text{lt}$, $\text{le}$, $\text{eq}$, $\text{ne}$, $\text{ge}$, $\text{gt}$), when the $\texttt{Y\_WIDTH}$ parameter is greater than 1, the output is zero-extended, and only the least significant bit varies.

Division and modulo cells are available in two rounding modes. The original $\text{div}$ and $\text{mod}$ cells are based on truncating division, and correspond to the semantics of the verilog / and \% operators. The $\text{divfloor}$ and $\text{modfloor}$ cells represent flooring division and flooring modulo, the latter of which is also known as “remainder” in several languages. See Table 4.4 for a side-by-side comparison between the different semantics.

Table 4.4: Comparison between different rounding modes for division and modulo cells.

<table>
<thead>
<tr>
<th>Division</th>
<th>Result</th>
<th>Truncating</th>
<th>Flooring</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>$\text{div}$</td>
<td>$\text{mod}$</td>
</tr>
<tr>
<td>-10 / 3</td>
<td>-3.3</td>
<td>-3</td>
<td>-1</td>
</tr>
<tr>
<td>10 / -3</td>
<td>-3.3</td>
<td>-3</td>
<td>1</td>
</tr>
<tr>
<td>-10 / -3</td>
<td>3.3</td>
<td>3</td>
<td>-1</td>
</tr>
<tr>
<td>10 / 3</td>
<td>3.3</td>
<td>3</td>
<td>1</td>
</tr>
</tbody>
</table>
Multiplexers

Multiplexers are generated by the Verilog HDL frontend for `?:`-expressions. Multiplexers are also generated by the proc pass to map the decision trees from RTLIL::Process objects to logic.

The simplest multiplexer cell type is `$mux`. Cells of this type have a `\WIDTH` parameter and data inputs `\A` and `\B` and a data output `\Y`, all of the specified width. This cell also has a single bit control input `\S`. If `\S` is 0 the value from the input `\A` is sent to the output, if it is 1 the value from the `\B` input is sent to the output. So the `$mux` cell implements the function $Y = S ? B : A$.

The `$pmux` cell is used to multiplex between many inputs using a one-hot select signal. Cells of this type have a `\WIDTH` and a `\S_WIDTH` parameter and inputs `\A`, `\B`, and `\S` and an output `\Y`. The `\S` input is `\S_WIDTH` bits wide. The `\A` input and the output are both `\WIDTH` bits wide and the `\B` input is `\WIDTH`*$\S_WIDTH` bits wide. When all bits of `\S` are zero, the value from `\A` input is sent to the output. If the n'th bit from `\S` is set, the value n'th `\WIDTH` bits wide slice of the `\B` input is sent to the output. When more than one bit from `\S` is set the output is undefined. Cells of this type are used to model “parallel cases” (defined by using the `parallel_case` attribute or detected by an optimization).

The `$tribuf` cell is used to implement tristate logic. Cells of this type have a `\WIDTH` parameter and inputs `\A` and `\EN` and an output `\Y`. The `\A` input and the output are both `\WIDTH` bits wide, and the `\EN` input is one bit wide. When `\EN` is 0, the output is not driven. When `\EN` is 1, the value from `\A` input is sent to the `\Y` output. Therefore, the `$tribuf` cell implements the function $Y = EN ? A : 'bz$.

Behavioural code with cascaded if-then-else- and case-statements usually results in trees of multiplexer cells. Many passes (from various optimizations to FSM extraction) heavily depend on these multiplexer trees to understand dependencies between signals. Therefore optimizations should not break these multiplexer trees (e.g. by replacing a multiplexer between a calculated signal and a constant zero with an `$and$` gate).

Registers

SR-type latches are represented by `$sr` cells. These cells have input ports `\SET` and `\CLR` and an output port `\Q`. They have the following parameters:

- `\WIDTH`: The width of inputs `\SET` and `\CLR` and output `\Q`.
- `\SET_POLARITY`: The set input bits are active-high if this parameter has the value 1'b1 and active-low if this parameter is 1'b0.
- `\CLR_POLARITY`: The reset input bits are active-high if this parameter has the value 1'b1 and active-low if this parameter is 1'b0.

Both set and reset inputs have separate bits for every output bit. When both the set and reset inputs of an `$sr$` cell are active for a given bit index, the reset input takes precedence.

D-type flip-flops are represented by `$dff` cells. These cells have a clock port `\CLK`, an input port `\D` and an output port `\Q`. The following parameters are available for `$dff` cells:

- `\WIDTH`: The width of input `\D` and output `\Q`.
- `\CLK_POLARITY`: Clock is active on the positive edge if this parameter has the value 1'b1 and on the negative edge if this parameter is 1'b0.
D-type flip-flops with asynchronous reset are represented by $adff$ cells. As the $dff$ cells they have \CLK, \D and \Q ports. In addition they also have a single-bit \ARST input port for the reset pin and the following additional two parameters:

**\ARST\_POLARITY**

The asynchronous reset is active-high if this parameter has the value 1'b1 and active-low if this parameter is 1'b0.

**\ARST\_VALUE**

The state of \Q will be set to this value when the reset is active.

Usually these cells are generated by the proc pass using the information in the designs RTLIL::Process objects.

D-type flip-flops with synchronous reset are represented by $sdff$ cells. As the $dff$ cells they have \CLK, \D and \Q ports. In addition they also have a single-bit \SRST input port for the reset pin and the following additional two parameters:

**\SRST\_POLARITY**

The synchronous reset is active-high if this parameter has the value 1'b1 and active-low if this parameter is 1'b0.

**\SRST\_VALUE**

The state of \Q will be set to this value when the reset is active.

Note that the $adff$ and $sdff$ cells can only be used when the reset value is constant.

D-type flip-flops with asynchronous load are represented by $aldff$ cells. As the $dff$ cells they have \CLK, \D and \Q ports. In addition they also have a single-bit \ALOAD input port for the async load enable pin, a \AD input port with the same width as data for the async load data, and the following additional parameter:

**\ALOAD\_POLARITY**

The asynchronous load is active-high if this parameter has the value 1'b1 and active-low if this parameter is 1'b0.

D-type flip-flops with asynchronous set and reset are represented by $dffsr$ cells. As the $dff$ cells they have \CLK, \D and \Q ports. In addition they also have multi-bit \SET and \CLR input ports and the corresponding polarity parameters, like $sr$ cells.

D-type flip-flops with enable are represented by $dffe$, $adffe$, $aldffe$, $dffsre$, $sdffe$, and $sdffce$ cells, which are enhanced variants of $dff$, $adff$, $aldff$, $dffsre$, $sdff$ (with reset over enable) and $sdff$ (with enable over reset) cells, respectively. They have the same ports and parameters as their base cell. In addition they also have a single-bit \EN input port for the enable pin and the following parameter:

**\EN\_POLARITY**

The enable input is active-high if this parameter has the value 1'b1 and active-low if this parameter is 1'b0.

D-type latches are represented by $dlatch$ cells. These cells have an enable port \EN, an input port \D, and an output port \Q. The following parameters are available for $dlatch$ cells:

**\WIDTH**

The width of input \D and output \Q.

**\EN\_POLARITY**

The enable input is active-high if this parameter has the value 1'b1 and active-low if this parameter is 1'b0.

The latch is transparent when the \EN input is active.

D-type latches with reset are represented by $adlatch$ cells. In addition to $dlatch$ ports and parameters, they also have a single-bit \ARST input port for the reset pin and the following additional parameters:
\textbf{\texttt{\textbackslash ARST\_POLARITY}}

The asynchronous reset is active-high if this parameter has the value 1'b1 and active-low if this parameter is 1'b0.

\textbf{\texttt{\textbackslash ARST\_VALUE}}

The state of Q will be set to this value when the reset is active.

D-type latches with set and reset are represented by $dlatchsr$ cells. In addition to $dlatch$ ports and parameters, they also have multi-bit \texttt{\textbackslash SET} and \texttt{\textbackslash CLR} input ports and the corresponding polarity parameters, like $sr$ cells.

\textbf{Memories}

Memories are either represented using RTLIL::Memory objects, $\texttt{\textbackslash memrd\_v2}$, $\texttt{\textbackslash memwr\_v2}$, and $\texttt{\textbackslash meminit\_v2}$ cells, or by $\texttt{\textbackslash mem\_v2}$ cells alone.

In the first alternative the RTLIL::Memory objects hold the general metadata for the memory (bit width, size in number of words, etc.) and for each port a $\texttt{\textbackslash memrd\_v2}$ (read port) or $\texttt{\textbackslash memwr\_v2}$ (write port) cell is created. Having individual cells for read and write ports has the advantage that they can be consolidated using resource sharing passes. In some cases this drastically reduces the number of required ports on the memory cell. In this alternative, memory initialization data is represented by $\texttt{\textbackslash meminit\_v2}$ cells, which allow delaying constant folding for initialization addresses and data until after the frontend finishes.

The $\texttt{\textbackslash memrd\_v2}$ cells have a clock input \texttt{\textbackslash CLK}, an enable input \texttt{\textbackslash EN}, an address input \texttt{\textbackslash ADDR}, a data output \texttt{\textbackslash DATA}, an asynchronous reset input \texttt{\textbackslash ARST}, and a synchronous reset input \texttt{\textbackslash SRST}. They also have the following parameters:

\textbf{\texttt{\textbackslash MEMID}}

The name of the RTLIL::Memory object that is associated with this read port.

\textbf{\texttt{\textbackslash ABITS}}

The number of address bits (width of the \texttt{\textbackslash ADDR} input port).

\textbf{\texttt{\textbackslash WIDTH}}

The number of data bits (width of the \texttt{\textbackslash DATA} output port). Note that this may be a power-of-two multiple of the underlying memory’s width – such ports are called wide ports and access an aligned group of cells at once. In this case, the corresponding low bits of \texttt{\textbackslash ADDR} must be tied to 0.

\textbf{\texttt{\textbackslash CLK\_ENABLE}}

When this parameter is non-zero, the clock is used. Otherwise this read port is asynchronous and the \texttt{\textbackslash CLK} input is not used.

\textbf{\texttt{\textbackslash CLK\_POLARITY}}

Clock is active on the positive edge if this parameter has the value 1'b1 and on the negative edge if this parameter is 1'b0.

\textbf{\texttt{\textbackslash TRANSPARENCY\_MASK}}

This parameter is a bitmask of write ports that this read port is transparent with. The bits of this parameter are indexed by the write port’s $\texttt{\textbackslash PORTID}$ parameter. Transparency can only be enabled between synchronous ports sharing a clock domain. When transparency is enabled for a given port pair, a read and write to the same address in the same cycle will return the new value. Otherwise the old value is returned.

\textbf{\texttt{\textbackslash COLLISION\_X\_MASK}}

This parameter is a bitmask of write ports that have undefined collision behavior with this port. The bits of this parameter are indexed by the write port’s $\texttt{\textbackslash PORTID}$ parameter. This behavior can only be enabled between synchronous ports sharing a clock domain. When undefined collision is enabled for
a given port pair, a read and write to the same address in the same cycle will return the undefined
(all-X) value. This option is exclusive (for a given port pair) with the transparency option.

\ARST_VALUE
Whenever the \ARST input is asserted, the data output will be reset to this value. Only used for
synchronous ports.

\SRST_VALUE
Whenever the \SRST input is synchronously asserted, the data output will be reset to this value. Only
used for synchronous ports.

\INIT_VALUE
The initial value of the data output, for synchronous ports.

\CE_OVER_SRST
If this parameter is non-zero, the \SRST input is only recognized when \EN is true. Otherwise, \SRST
is recognized regardless of \EN.

The $\text{memwr_v2}$ cells have a clock input \CLK, an enable input \EN (one enable bit for each data bit), an
address input \ADDR and a data input \DATA. They also have the following parameters:

\MEMID
The name of the RTLIL::Memory object that is associated with this write port.

\ABITS
The number of address bits (width of the \ADDR input port).

\WIDTH
The number of data bits (width of the \DATA output port). Like with $\text{memrd_v2}$ cells, the width
is allowed to be any power-of-two multiple of memory width, with the corresponding restriction on
address.

\CLK_ENABLE
When this parameter is non-zero, the clock is used. Otherwise this write port is asynchronous and the
\CLK input is not used.

\CLK_POLARITY
Clock is active on positive edge if this parameter has the value $1^\text{b1}$ and on the negative edge if this
parameter is $1^\text{b0}$.

\PORTID
An identifier for this write port, used to index write port bit mask parameters.

\PRIORITY_MASK
This parameter is a bitmask of write ports that this write port has priority over in case of writing to
the same address. The bits of this parameter are indexed by the other write port’s \PORTID parameter.
Write ports can only have priority over write ports with lower port ID. When two ports write to the
same address and neither has priority over the other, the result is undefined. Priority can only be set
between two synchronous ports sharing the same clock domain.

The $\text{meminit_v2}$ cells have an address input \ADDR, a data input \DATA, with the width of the \DATA port
equal to \WIDTH parameter times \WORDS parameter, and a bit enable mask input \EN with width equal to
\WIDTH parameter. All three of the inputs must resolve to a constant for synthesis to succeed.

\MEMID
The name of the RTLIL::Memory object that is associated with this initialization cell.

\ABITS
The number of address bits (width of the \ADDR input port).

\WIDTH
The number of data bits per memory location.
\WORDS
The number of consecutive memory locations initialized by this cell.

\PRIORITY
The cell with the higher integer value in this parameter wins an initialization conflict.

The HDL frontend models a memory using RTLIL::Memory objects and asynchronous $\text{memrd}_v2$ and $\text{memwr}_v2$ cells. The memory pass (i.e. its various sub-passes) migrates $\text{dff}$ cells into the $\text{memrd}_v2$ and $\text{memwr}_v2$ cells making them synchronous, then converts them to a single $\text{mem}_v2$ cell and (optionally) maps this cell type to $\text{dff}$ cells for the individual words and multiplexer-based address decoders for the read and write interfaces. When the last step is disabled or not possible, a $\text{mem}_v2$ cell is left in the design.

The $\text{mem}_v2$ cell provides the following parameters:

\MEMID
The name of the original RTLIL::Memory object that became this $\text{mem}_v2$ cell.

\SIZE
The number of words in the memory.

\ABITS
The number of address bits.

\WIDTH
The number of data bits per word.

\INIT
The initial memory contents.

\RD_PORTS
The number of read ports on this memory cell.

\RD_WIDE_CONTINUATION
This parameter is $\text{RD_PORTS}$ bits wide, containing a bitmask of “wide continuation” read ports. Such ports are used to represent the extra data bits of wide ports in the combined cell, and must have all control signals identical with the preceding port, except for address, which must have the proper sub-cell address encoded in the low bits.

\RD_CLK_ENABLE
This parameter is $\text{RD_PORTS}$ bits wide, containing a clock enable bit for each read port.

\RD_CLK_POLARITY
This parameter is $\text{RD_PORTS}$ bits wide, containing a clock polarity bit for each read port.

\RD_TRANSPARENCY_MASK
This parameter is $\text{RD_PORTS} \times \text{WR_PORTS}$ bits wide, containing a concatenation of all $\text{TRANSPARENCY\_MASK}$ values of the original $\text{memrd}_v2$ cells.

\RD_COLLISION_X_MASK
This parameter is $\text{RD_PORTS} \times \text{WR_PORTS}$ bits wide, containing a concatenation of all $\text{COLLISION\_X\_MASK}$ values of the original $\text{memrd}_v2$ cells.

\RD_CE_OVER_SRST
This parameter is $\text{RD_PORTS}$ bits wide, determining relative synchronous reset and enable priority for each read port.

\RD_INIT_VALUE
This parameter is $\text{RD_PORTS} \times \text{WIDTH}$ bits wide, containing the initial value for each synchronous read port.
\RD_ARST_VALUE
This parameter is $\RD_PORTS*$\WIDTH bits wide, containing the asynchronous reset value for each synchronous read port.

\RD_SRST_VALUE
This parameter is $\RD_PORTS*$\WIDTH bits wide, containing the synchronous reset value for each synchronous read port.

\WR_PORTS
The number of write ports on this memory cell.

\WR_WIDE_CONTINUATION
This parameter is $\WR_PORTS$ bits wide, containing a bitmask of “wide continuation” write ports.

\WR_CLK_ENABLE
This parameter is $\WR_PORTS$ bits wide, containing a clock enable bit for each write port.

\WR_CLK_POLARITY
This parameter is $\WR_PORTS$ bits wide, containing a clock polarity bit for each write port.

\WR_PRIORITY_MASK
This parameter is $\WR_PORTS*$\WR_PORTS bits wide, containing a concatenation of all \PRIORITY_MASK values of the original $\memwr_v2$ cells.

The $\mem_v2$ cell has the following ports:

\RD_CLK
This input is $\RD_PORTS$ bits wide, containing all clock signals for the read ports.

\RD_EN
This input is $\RD_PORTS$ bits wide, containing all enable signals for the read ports.

\RD_ADDR
This input is $\RD_PORTS*$\ABITS bits wide, containing all address signals for the read ports.

\RD_DATA
This output is $\RD_PORTS*$\WIDTH bits wide, containing all data signals for the read ports.

\RD_ARST
This input is $\RD_PORTS$ bits wide, containing all asynchronous reset signals for the read ports.

\RD_SRST
This input is $\RD_PORTS$ bits wide, containing all synchronous reset signals for the read ports.

\WR_CLK
This input is $\WR_PORTS$ bits wide, containing all clock signals for the write ports.

\WR_EN
This input is $\WR_PORTS*$\WIDTH bits wide, containing all enable signals for the write ports.

\WR_ADDR
This input is $\WR_PORTS*$\ABITS bits wide, containing all address signals for the write ports.

\WR_DATA
This input is $\WR_PORTS*$\WIDTH bits wide, containing all data signals for the write ports.

The memory_collect pass can be used to convert discrete $\memrd_v2$, $\memwr_v2$, and $\meminit_v2$ cells belonging to the same memory to a single $\mem_v2$ cell, whereas the memory_unpack pass performs the inverse operation. The memory_diff pass can combine asynchronous memory ports that are fed by or feeding registers into synchronous memory ports. The memory_bram pass can be used to recognize $\mem_v2$ cells that can be implemented with a block RAM resource on an FPGA. The memory_map pass can be used to implement $\mem_v2$ cells as basic logic: word-wide DFFs and address decoders.
Finite state machines

Add a brief description of the $fsm$ cell type.

Coarse arithmetics

The $macc$ cell type represents a generalized multiply and accumulate operation. The cell is purely combinational. It outputs the result of summing up a sequence of products and other injected summands.

\[
Y = 0 + a_0 \cdot f1 + a_0 \cdot f2 + a_1 \cdot f1 + a_1 \cdot f2 + \ldots + B[0] + B[1] + \ldots
\]

The A port consists of concatenated pairs of multiplier inputs ("factors"). A zero length factor2 acts as a constant 1, turning factor1 into a simple summand.

In this pseudocode, $u$(foo) means an unsigned int that’s foo bits long.

```c
struct A {
    u(CONFIG.mul_info[0].factor1_len) a0factor1;
    u(CONFIG.mul_info[0].factor2_len) a0factor2;
    u(CONFIG.mul_info[1].factor1_len) a1factor1;
    u(CONFIG.mul_info[1].factor2_len) a1factor2;
    ...
};
```

The cell’s CONFIG parameter determines the layout of cell port A. The CONFIG parameter carries the following information:

```c
struct CONFIG {
    u4 num_bits;
    struct mul_info {
        bool is_signed;
        bool is_subtract;
        u(num_bits) factor1_len;
        u(num_bits) factor2_len;
    }[num_ports];
};
```

B is an array of concatenated 1-bit-wide unsigned integers to also be summed up.

Arbitrary logic functions

The $lut$ cell type implements a single-output LUT (lookup table). It implements an arbitrary logic function with its `LUT` parameter to map input port `A` to values of `Y` output port values. In pseudocode: $Y = LUT[A]$. `A` has width set by parameter `WIDTH` and `Y` has a width of 1. Every logic function with a single bit output has a unique $lut$ representation.

The $sop$ cell type implements a sum-of-products expression, also known as disjunctive normal form (DNF). It implements an arbitrary logic function. Its structure mimics a programmable logic array (PLA). Output port `Y` is the sum of products of the bits of the input port `A` as defined by parameter `TABLE`. `A` is `WIDTH` bits wide. The number of products in the sum is set by parameter `DEPTH`, and each product has two bits for each input bit - for the presence of the unnegated and negated version of said input bit in the product. Therefore the `TABLE` parameter holds $2 \times WIDTH \times DEPTH$ bits.
For example:

Let $\text{WIDTH}$ be 3. We would like to represent $Y = \overline{A[0]} + A[1] \overline{A[2]}$. There are 2 products to be summed, so $\text{DEPTH}$ shall be 2.

\[
\begin{array}{cccccc}
\text{~A[2]} & \text{-----} & + \\
\text{~A[1]} & \text{----} & + \\
A[1] & \text{----} & + \\
\text{~A[0]} & \text{--} & + \\
A[0] & \text{--} & + \\
\end{array}
\]

$||| product formula$

010000 $\overline{A[0]}$

001001 $A[1] \overline{A[2]}$

So the value of $\text{TABLE}$ will become 010000001001.

Any logic function with a single bit output can be represented with $sop$ but may have variously minimized or ordered summands represented in the $\text{TABLE}$ values.

**Specify rules**

Add information about $\text{specify2}$, $\text{specify3}$, and $\text{specrule}$ cells.

**Formal verification cells**

Add information about $\text{check}$, $\text{assert}$, $\text{assume}$, $\text{live}$, $\text{fair}$, $\text{cover}$, $\text{equiv}$, $\text{initstate}$, $\text{anyconst}$, $\text{anyseq}$, $\text{anyinit}$, $\text{allconst}$, $\text{allseq}$ cells.

Add information about $\text{ff}$ and $\_\text{FF}$ cells.

**Debugging cells**

The $\text{print}$ cell is used to log the values of signals, akin to (and translatable to) the $\text{display}$ and $\text{write}$ family of tasks in Verilog. It has the following parameters:

\[
\begin{array}{l}
\text{\textbf{\textbackslash FORMAT}} \\
\text{The internal format string. The syntax is described below.}
\end{array}
\]

\[
\begin{array}{l}
\text{\textbf{\textbackslash ARGS\_WIDTH}} \\
\text{The width (in bits) of the signal on the \textbackslash ARGS port.}
\end{array}
\]

\[
\begin{array}{l}
\text{\textbf{\textbackslash TRG\_ENABLE}} \\
\text{True if triggered on specific signals defined in \textbackslash TRG; false if triggered whenever \textbackslash ARGS or \textbackslash EN change and \textbackslash EN is 1.}
\end{array}
\]

If $\text{\textbackslash TRG\_ENABLE}$ is true, the following parameters also apply:

\[
\begin{array}{l}
\text{\textbf{\textbackslash TRG\_WIDTH}} \\
\text{The number of bits in the \textbackslash TRG port.}
\end{array}
\]

\[
\begin{array}{l}
\text{\textbf{\textbackslash TRG\_POLARITY}} \\
\text{For each bit in \textbackslash TRG, 1 if that signal is positive-edge triggered, 0 if negative-edge triggered.}
\end{array}
\]
When multiple $\text{print}$ or $$\text{check}$$ cells fire on the same trigger, they execute in descending priority order.

Ports:

\textbf{$\text{TRG}$}

The signals that control when this $\text{print}$ cell is triggered. If the width of this port is zero and $\text{TRG\_ENABLE}$ is true, the cell is triggered during initial evaluation (time zero) only.

\textbf{$\text{EN}$}

Enable signal for the whole cell.

\textbf{$\text{ARGS}$}

The values to be displayed, in format string order.

**Format string syntax**

The format string syntax resembles Python f-strings. Regular text is passed through unchanged until a format specifier is reached, starting with a `{`.

Format specifiers have the following syntax. Unless noted, all items are required:

{  
Denotes the start of the format specifier.

\textbf{size}

Signal size in bits; this many bits are consumed from the $\text{ARGS}$ port by this specifier.

:\n
Separates the size from the remaining items.

\textbf{justify}

> for right-justified, < for left-justified.

\textbf{padding}

0 for zero-padding, or a space for space-padding.

\textbf{width?}

(optional) The number of characters wide to pad to.

\textbf{base}

- \textbf{b} for base-2 integers (binary)
- \textbf{o} for base-8 integers (octal)
- \textbf{d} for base-10 integers (decimal)
- \textbf{h} for base-16 integers (hexadecimal)
- \textbf{c} for ASCII characters/strings
- \textbf{t} and \textbf{r} for simulation time (corresponding to $\text{time}$ and $\text{realtime}$)

For integers, this item may follow:

\textbf{+?}

(optional, decimals only) Include a leading plus for non-negative numbers. This can assist with symmetry with negatives in tabulated output.

\textbf{signedness}

\textbf{u} for unsigned, \textbf{s} for signed. This distinction is only respected when rendering decimals.
ASCII characters/strings have no special options, but the signal size must be divisible by 8.

For simulation time, the signal size must be zero.

Finally:

```}
```

Denotes the end of the format specifier.

Some example format specifiers:

- `{8:<>02hu}` - 8-bit unsigned integer rendered as hexadecimal, right-justified, zero-padded to 2 characters wide.
- `{32:< 15d+8}` - 32-bit signed integer rendered as decimal, left-justified, space-padded to 15 characters wide, positive values prefixed with `+`.
- `{16:< 10hu}` - 16-bit unsigned integer rendered as hexadecimal, left-justified, space-padded to 10 characters wide.
- `{0:>010t}` - simulation time, right-justified, zero-padded to 10 characters wide.

To include literal `{` and `}` characters in your format string, use `{` and `}` respectively.

It is an error for a format string to consume more or less bits from `ARGS` than the port width.

Values are never truncated, regardless of the specified width.

Note that further restrictions on allowable combinations of options may apply depending on the backend used.

For example, Verilog does not have a format specifier that allows zero-padding a string (i.e. more than 1 ASCII character), though zero-padding a single character is permitted.

Thus, while the RTLIL format specifier `{8:>02c}` translates to `%02c`, `{16:>02c}` cannot be represented in Verilog and will fail to emit. In this case, `{16:> 02c}` must be used, which translates to `%2s`.

**Gates**

For gate level logic networks, fixed function single bit cells are used that do not provide any parameters.

Simulation models for these cells can be found in the file `techlibs/common/simcells.v` in the Yosys source tree.
Table 4.5: Cell types for gate level logic networks (main list)

<table>
<thead>
<tr>
<th>Verilog</th>
<th>Cell Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Y = A$</td>
<td>$<em>BUF</em>$</td>
</tr>
<tr>
<td>$Y = \sim A$</td>
<td>$<em>NOT</em>$</td>
</tr>
<tr>
<td>$Y = A &amp; B$</td>
<td>$<em>AND</em>$</td>
</tr>
<tr>
<td>$Y = \sim (A &amp; B)$</td>
<td>$<em>NAND</em>$</td>
</tr>
<tr>
<td>$Y = A &amp; \sim B$</td>
<td>$<em>ANDNOT</em>$</td>
</tr>
<tr>
<td>$Y = A \mid B$</td>
<td>$<em>OR</em>$</td>
</tr>
<tr>
<td>$Y = \sim (A \mid B)$</td>
<td>$<em>NOR</em>$</td>
</tr>
<tr>
<td>$Y = A \mid \sim B$</td>
<td>$<em>ORNOT</em>$</td>
</tr>
<tr>
<td>$Y = A \sim B$</td>
<td>$<em>XOR</em>$</td>
</tr>
<tr>
<td>$Y = \sim (A \sim B)$</td>
<td>$<em>XNOR</em>$</td>
</tr>
<tr>
<td>$Y = \sim ((A &amp; B) \mid C)$</td>
<td>$<em>AOI3</em>$</td>
</tr>
<tr>
<td>$Y = \sim ((A \mid B) &amp; C)$</td>
<td>$<em>OAI3</em>$</td>
</tr>
<tr>
<td>$Y = \sim ((A &amp; B) \mid (C &amp; D))$</td>
<td>$<em>AOI4</em>$</td>
</tr>
<tr>
<td>$Y = \sim ((A \mid B) &amp; (C \mid D))$</td>
<td>$<em>OAI4</em>$</td>
</tr>
<tr>
<td>$Y = S ? B : A$</td>
<td>$<em>MUX</em>$</td>
</tr>
<tr>
<td>$Y = \sim (S ? B : A)$</td>
<td>$<em>NMUX</em>$</td>
</tr>
<tr>
<td>(see below)</td>
<td></td>
</tr>
<tr>
<td>(see below)</td>
<td></td>
</tr>
<tr>
<td>(see below)</td>
<td></td>
</tr>
<tr>
<td>$Y = EN ? A : 1'b$</td>
<td>$TBUF_</td>
</tr>
<tr>
<td>always @(negedge C) Q &lt;= D</td>
<td>DFF_N</td>
</tr>
<tr>
<td>always @(posedge C) Q &lt;= D</td>
<td>DFF_P</td>
</tr>
<tr>
<td>always @* if (!E) Q &lt;= D</td>
<td>DLATCH_N</td>
</tr>
<tr>
<td>always @* if (E) Q &lt;= D</td>
<td>DLATCH_P</td>
</tr>
</tbody>
</table>

Table 4.6: Cell types for gate level logic networks (FFs with reset)

<table>
<thead>
<tr>
<th>ClkEdge</th>
<th>RstLvl</th>
<th>RstVal</th>
<th>Cell Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>negedge</td>
<td>0</td>
<td>0</td>
<td>$DFF_{\text{NN0}<em>0}$, $SDFF</em>{\text{NN0}_1}$</td>
</tr>
<tr>
<td>negedge</td>
<td>0</td>
<td>1</td>
<td>$DFF_{\text{NN1}<em>0}$, $SDFF</em>{\text{NN1}_1}$</td>
</tr>
<tr>
<td>negedge</td>
<td>1</td>
<td>0</td>
<td>$DFF_{\text{NP0}<em>0}$, $SDFF</em>{\text{NP0}_1}$</td>
</tr>
<tr>
<td>negedge</td>
<td>1</td>
<td>1</td>
<td>$DFF_{\text{NP1}<em>0}$, $SDFF</em>{\text{NP1}_1}$</td>
</tr>
<tr>
<td>posedge</td>
<td>0</td>
<td>0</td>
<td>$DFF_{\text{PN0}<em>0}$, $SDFF</em>{\text{PN0}_1}$</td>
</tr>
<tr>
<td>posedge</td>
<td>0</td>
<td>1</td>
<td>$DFF_{\text{PN1}<em>0}$, $SDFF</em>{\text{PN1}_1}$</td>
</tr>
<tr>
<td>posedge</td>
<td>1</td>
<td>0</td>
<td>$DFF_{\text{PP0}<em>0}$, $SDFF</em>{\text{PP0}_1}$</td>
</tr>
<tr>
<td>posedge</td>
<td>1</td>
<td>1</td>
<td>$DFF_{\text{PP1}<em>0}$, $SDFF</em>{\text{PP1}_1}$</td>
</tr>
</tbody>
</table>

Table 4.7: Cell types for gate level logic networks (FFs with enable)

<table>
<thead>
<tr>
<th>ClkEdge</th>
<th>EnLvl</th>
<th>Cell Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>negedge</td>
<td>0</td>
<td>$DFFE_{\text{NN}}$</td>
</tr>
<tr>
<td>negedge</td>
<td>1</td>
<td>$DFFE_{\text{NP}}$</td>
</tr>
<tr>
<td>posedge</td>
<td>0</td>
<td>$DFFE_{\text{PN}}$</td>
</tr>
<tr>
<td>posedge</td>
<td>1</td>
<td>$DFFE_{\text{PP}}$</td>
</tr>
</tbody>
</table>
Table 4.8: Cell types for gate level logic networks (FFs with reset and enable)

<table>
<thead>
<tr>
<th>ClkEdge</th>
<th>RstLv</th>
<th>RstVal</th>
<th>EnLv</th>
<th>Cell Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>negedge</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td><code>_DFFE_NN0N_</code>, <code>_SDFFE_NN0N_</code>, <code>_SDFFCE_NN0N_</code></td>
</tr>
<tr>
<td>negedge</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td><code>_DFFE_NN0P_</code>, <code>_SDFFE_NN0P_</code>, <code>_SDFFCE_NN0P_</code></td>
</tr>
<tr>
<td>negedge</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td><code>_DFFE_NN1N_</code>, <code>_SDFFE_NN1N_</code>, <code>_SDFFCE_NN1N_</code></td>
</tr>
<tr>
<td>negedge</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td><code>_DFFE_NN1P_</code>, <code>_SDFFE_NN1P_</code>, <code>_SDFFCE_NN1P_</code></td>
</tr>
<tr>
<td>negedge</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td><code>_DFFE_NP0N_</code>, <code>_SDFFE_NP0N_</code>, <code>_SDFFCE_NP0N_</code></td>
</tr>
<tr>
<td>negedge</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td><code>_DFFE_NP0P_</code>, <code>_SDFFE_NP0P_</code>, <code>_SDFFCE_NP0P_</code></td>
</tr>
<tr>
<td>negedge</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td><code>_DFFE_NP1N_</code>, <code>_SDFFE_NP1N_</code>, <code>_SDFFCE_NP1N_</code></td>
</tr>
<tr>
<td>negedge</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td><code>_DFFE_NP1P_</code>, <code>_SDFFE_NP1P_</code>, <code>_SDFFCE_NP1P_</code></td>
</tr>
<tr>
<td>posedge</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td><code>_DFFE_PN0N_</code>, <code>_SDFFE_PN0N_</code>, <code>_SDFFCE_PN0N_</code></td>
</tr>
<tr>
<td>posedge</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td><code>_DFFE_PN0P_</code>, <code>_SDFFE_PN0P_</code>, <code>_SDFFCE_PN0P_</code></td>
</tr>
<tr>
<td>posedge</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td><code>_DFFE_PN1N_</code>, <code>_SDFFE_PN1N_</code>, <code>_SDFFCE_PN1N_</code></td>
</tr>
<tr>
<td>posedge</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td><code>_DFFE_PN1P_</code>, <code>_SDFFE_PN1P_</code>, <code>_SDFFCE_PN1P_</code></td>
</tr>
<tr>
<td>posedge</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td><code>_DFFE_PP0N_</code>, <code>_SDFFE_PP0N_</code>, <code>_SDFFCE_PP0N_</code></td>
</tr>
<tr>
<td>posedge</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td><code>_DFFE_PP0P_</code>, <code>_SDFFE_PP0P_</code>, <code>_SDFFCE_PP0P_</code></td>
</tr>
<tr>
<td>posedge</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td><code>_DFFE_PP1N_</code>, <code>_SDFFE_PP1N_</code>, <code>_SDFFCE_PP1N_</code></td>
</tr>
<tr>
<td>posedge</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td><code>_DFFE_PP1P_</code>, <code>_SDFFE_PP1P_</code>, <code>_SDFFCE_PP1P_</code></td>
</tr>
</tbody>
</table>

Table 4.9: Cell types for gate level logic networks (FFs with set and reset)

<table>
<thead>
<tr>
<th>ClkEdge</th>
<th>SetLv</th>
<th>RstLv</th>
<th>Cell Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>negedge</td>
<td>0</td>
<td>0</td>
<td><code>_DFFSR_NNN_</code></td>
</tr>
<tr>
<td>negedge</td>
<td>0</td>
<td>1</td>
<td><code>_DFFSR_NNP_</code></td>
</tr>
<tr>
<td>negedge</td>
<td>1</td>
<td>0</td>
<td><code>_DFFSR_NPN_</code></td>
</tr>
<tr>
<td>negedge</td>
<td>1</td>
<td>1</td>
<td><code>_DFFSR_NPP_</code></td>
</tr>
<tr>
<td>posedge</td>
<td>0</td>
<td>0</td>
<td><code>_DFFSR_PNN_</code></td>
</tr>
<tr>
<td>posedge</td>
<td>0</td>
<td>1</td>
<td><code>_DFFSR_PNP_</code></td>
</tr>
<tr>
<td>posedge</td>
<td>1</td>
<td>0</td>
<td><code>_DFFSR_PPN_</code></td>
</tr>
<tr>
<td>posedge</td>
<td>1</td>
<td>1</td>
<td><code>_DFFSR_PPP_</code></td>
</tr>
</tbody>
</table>

4.2. Internal formats
Table 4.10: Cell types for gate level logic networks (FFs with set and reset and enable)

<table>
<thead>
<tr>
<th>ClkEdge</th>
<th>SetLvl</th>
<th>RstLvl</th>
<th>EnLvl</th>
<th>Cell Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>negedge</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>$_DFFSRE_NNNN_</td>
</tr>
<tr>
<td>negedge</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>$_DFFSRE_NNNP_</td>
</tr>
<tr>
<td>negedge</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>$_DFFSRE_NPNP_</td>
</tr>
<tr>
<td>negedge</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>$_DFFSRE_NPPP_</td>
</tr>
<tr>
<td>negedge</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>$_DFFSRE_NPNN_</td>
</tr>
<tr>
<td>negedge</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>$_DFFSRE_NPNP_</td>
</tr>
<tr>
<td>negedge</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>$_DFFSRE_NPPN_</td>
</tr>
<tr>
<td>negedge</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>$_DFFSRE_PPP__</td>
</tr>
</tbody>
</table>

Table 4.11: Cell types for gate level logic networks (latches with reset)

<table>
<thead>
<tr>
<th>EnLvl</th>
<th>RstLvl</th>
<th>RstVal</th>
<th>Cell Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>$_DLATCH_NN0_</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>$_DLATCH_NN1_</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>$_DLATCH_NP0_</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>$_DLATCH_NP1_</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>$_DLATCH_PN0_</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>$_DLATCH_PN1_</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>$_DLATCH_PP0_</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>$_DLATCH_PP1_</td>
</tr>
</tbody>
</table>

Table 4.12: Cell types for gate level logic networks (latches with set and reset)

<table>
<thead>
<tr>
<th>EnLvl</th>
<th>SetLvl</th>
<th>RstLvl</th>
<th>Cell Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>$_DLATCHSR_NNN_</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>$_DLATCHSR_NNP_</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>$_DLATCHSR_NPN_</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>$_DLATCHSR_NPP_</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>$_DLATCHSR_PNN_</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>$_DLATCHSR_PNP_</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>$_DLATCHSR_PPN_</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>$_DLATCHSR_PPP_</td>
</tr>
</tbody>
</table>
Table 4.13: Cell types for gate level logic networks (SR latches)

<table>
<thead>
<tr>
<th>SetLv</th>
<th>RstLv</th>
<th>Cell Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>$<em>SR_NN</em></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>$<em>SR_NP</em></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>$<em>SR_PN</em></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>$<em>SR_PP</em></td>
</tr>
</tbody>
</table>

Tables 4.5, 4.7, 4.6, 4.8, 4.9, 4.10, 4.11, 4.12 and 4.13 list all cell types used for gate level logic. The cell types \$_BUF_\_, \$_NOT_\_, \$_AND_\_, \$_NAND_\_, \$_ANDB_\_, \$_NORB_\_, \$_OR_\_, \$_ORB_\_, \$_XOR_\_, \$_XNOR_\_, \$_AOI3_\_, \$_OAI3_\_, \$_AOI4_\_, \$_OAI4_\_, \$_MUX_\_, \$_MUX4_\_, \$_MUX8_\_, \$_MUX16_\_ and \$_NMUX_\_ are used to model combinatorial logic. The cell type \$_TBUF_\_ is used to model tristate logic.

The \$_MUX4_\_, \$_MUX8_\_ and \$_MUX16_\_ cells are used to model wide muxes, and correspond to the following Verilog code:

```verilog
// \$_MUX4_
assign Y = T ? (S ? D : C) : (S ? B : A);
// \$_MUX8_
assign Y = U ? T ? (S ? H : G) : (S ? F : E) : T ? (S ? D : C) : (S ? B : A);
// \$_MUX16_
```

The cell types \$_DFF_N_\_ and \$_DFF_P_\_ represent d-type flip-flops.

The cell types \$_DFFE[NP][NP]\_\_ implement d-type flip-flops with enable. The values in the table for these cell types relate to the following Verilog code template.

```verilog
always @(CLK_EDGE C)
    if (EN == EN_LVL)
        Q <= D;
```

The cell types \$_DFF[NP][NP][01]\_\_ implement d-type flip-flops with asynchronous reset. The values in the table for these cell types relate to the following Verilog code template, where RST_EDGE is posedge if RST_LVL if 1, and negedge otherwise.

```verilog
always @(CLK_EDGE C, RST_EDGE R)
    if (R == RST_LVL)
        Q <= RST_VAL;
    else
        Q <= D;
```

The cell types \$_SDFF[NP][NP][01]\_\_ implement d-type flip-flops with synchronous reset. The values in the table for these cell types relate to the following Verilog code template:
always @(CLK_EDGE C)
  if (R == RST_LVL)
    Q <= RST_VAL;
  else
    Q <= D;

The cell types $DFFE_{NP}[NP][01][NP]$ implement d-type flip-flops with asynchronous reset and enable. The values in the table for these cell types relate to the following Verilog code template, where \texttt{RST\_EDGE} is \texttt{posedge} if \texttt{RST\_LVL} is 1, and \texttt{nedge} otherwise.

```verilog
always @(CLK_EDGE C, RST_EDGE R)
  if (R == RST_LVL)
    Q <= RST_VAL;
  else if (EN == EN_LVL)
    Q <= D;
```

The cell types $SDFFE_{NP}[NP][01][NP]$ implement d-type flip-flops with synchronous reset and enable, with reset having priority over enable. The values in the table for these cell types relate to the following Verilog code template:

```verilog
always @(CLK_EDGE C)
  if (R == RST_LVL)
    Q <= RST_VAL;
  else if (EN == EN_LVL)
    Q <= D;
```

The cell types $SDFFCE_{NP}[NP][01][NP]$ implement d-type flip-flops with synchronous reset and enable, with enable having priority over reset. The values in the table for these cell types relate to the following Verilog code template:

```verilog
always @(CLK_EDGE C)
  if (EN == EN_LVL)
    if (R == RST_LVL)
      Q <= RST_VAL;
    else
      Q <= D;
```

The cell types $DFFSR_{NP}[NP][NP][NP]$ implement d-type flip-flops with asynchronous set and reset. The values in the table for these cell types relate to the following Verilog code template, where \texttt{RST\_EDGE} is \texttt{posedge} if \texttt{RST\_LVL} is 1, \texttt{nedge} otherwise, and \texttt{SET\_EDGE} is \texttt{posedge} if \texttt{SET\_LVL} is 1, \texttt{nedge} otherwise.

```verilog
always @(CLK_EDGE C, RST_EDGE R, SET_EDGE S)
  if (R == RST_LVL)
    Q <= 0;
  else if (S == SET_LVL)
    Q <= 1;
  else
    Q <= D;
```

The cell types $DFFSRE_{NP}[NP][NP][NP]$ implement d-type flip-flops with asynchronous set and reset and enable. The values in the table for these cell types relate to the following Verilog code template, where \texttt{RST\_EDGE} is \texttt{posedge} if \texttt{RST\_LVL} is 1, \texttt{nedge} otherwise, and \texttt{SET\_EDGE} is \texttt{posedge} if \texttt{SET\_LVL} is 1, \texttt{nedge} otherwise.
always @(CLK_EDGE C, RST_EDGE R, SET_EDGE S)
  if (R == RST_LVL)
    Q <= 0;
  else if (S == SET_LVL)
    Q <= 1;
  else if (E == EN_LVL)
    Q <= D;

The cell types $_DLATCH_N_ and $_DLATCH_P_ represent d-type latches.

The cell types $_DLATCH_{NP[NP][01]}_ implement d-type latches with reset. The values in the table for these cell types relate to the following Verilog code template:

always @*
  if (R == RST_LVL)
    Q <= RST_VAL;
  else if (E == EN_LVL)
    Q <= D;

The cell types $_DLATCHSR_{NP[NP][NP]}_ implement d-type latches with set and reset. The values in the table for these cell types relate to the following Verilog code template:

always @*
  if (R == RST_LVL)
    Q <= 0;
  else if (S == SET_LVL)
    Q <= 1;
  else if (E == EN_LVL)
    Q <= D;

The cell types $_SR_{NP[NP]}_ implement sr-type latches. The values in the table for these cell types relate to the following Verilog code template:

always @*
  if (R == RST_LVL)
    Q <= 0;
  else if (S == SET_LVL)
    Q <= 1;

In most cases gate level logic networks are created from RTL networks using the techmap pass. The flip-flop cells from the gate level logic network can be mapped to physical flip-flop cells from a Liberty file using the dfflibmap pass. The combinatorial logic cells can be mapped to physical cells from a Liberty file via ABC using the abc pass.
4.3 Extending Yosys

4.3.1 Writing extensions

This chapter contains some bits and pieces of information about programming yosys extensions. Don’t be afraid to ask questions on the YosysHQ Slack.

The guidelines/ directory of the Yosys source code contains notes on various aspects of Yosys development. In particular, the files GettingStarted and CodingStyle may be of interest.

Quick guide

Code examples from this section are included in the docs/source/code_examples/extensions directory of the Yosys source code.

Program components and data formats

See The RTL Intermediate Language (RTLIL) document for more information about the internal data storage format used in Yosys and the classes that it provides.

This document will focus on the much simpler version of RTLIL left after the commands proc and memory (or memory -nomap):

![RTLIL entity-relationship diagram](image)

**Fig. 4.5: Simplified RTLIL entity-relationship diagram without memories and processes**

It is possible to only work on this simpler version:

```c
for (RTLIL::Module *module : design->selected_modules()) {
    if (module->has_memories_warn() || module->has_processes_warn())
        continue;
    ....
}
```

When trying to understand what a command does, creating a small test case to look at the output of `dump` and `show` before and after the command has been executed can be helpful. `Selections` has more information on using these commands.
Creating a command

Let’s create a very simple test command which prints the arguments we called it with, and lists off the current design’s modules.

Listing 4.1: Example command `my_cmd` from `my_cmd.cc`

```cpp
#include "kernel/yosys.h"
USING_YOSYS_NAMESPACE

struct MyPass : public Pass {
    MyPass() : Pass("my_cmd", "just a simple test") { }
    void execute(std::vector<std::string> args, RTLIL::Design *design) override {
        log("Arguments to my_cmd:

```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
```
Creating modules from scratch

Let’s create the following module using the RTLIL API:

Listing 4.2: absval_ref.v

```vhdl
module absval_ref(input signed [3:0] a, output [3:0] y);
endmodule
```

We’ll do the same as before and format it as a Yosys::Pass.

Listing 4.3: test1 - creating the absval module, from my_cmd.cc

```cpp
struct Test1Pass : public Pass {
  Test1Pass() : Pass("test1", "creating the absval module") {
    void execute(std::vector<std::string>, RTLIL::Design *design) override {
      if (design->has("\"absval\") != 0)
        log_error("A module with the name absval already exists!\n");

      RTLIL::Module *module = design->addModule("\"absval\");
      log("Name of this module: %s\n", log_id(module));

      RTLIL::Wire *a = module->addWire("\"a\", 4);
      a->port_input = true;
      a->port_id = 1;

      RTLIL::Wire *y = module->addWire("\"y\", 4);
      y->port_output = true;
      y->port_id = 2;

      RTLIL::Wire *a_inv = module->addWire(NEW_ID, 4);
      module->addNeg(NEW_ID, a, a_inv, true);
      module->addMux(NEW_ID, a, a_inv, RTLIL::SigSpec(a, 3), y);

      module->fixup_ports();
    }
  } // Test1Pass;
```

$ yosys -m ./my_cmd.so -p 'test1' -Q

-- Running command `test1' --
Name of this module: absval

And if we look at the schematic for this new module we see the following:
Modifying modules

Most commands modify existing modules, not create new ones.

When modifying existing modules, stick to the following DOs and DON’Ts:

- Do not remove wires. Simply disconnect them and let a successive clean command worry about removing it.
- Use module->fixup_ports() after changing the port_* properties of wires.
- You can safely remove cells or change the connections property of a cell, but be careful when changing the size of the SigSpec connected to a cell port.
- Use the SigMap helper class (see next section) when you need a unique handle for each signal bit.

Using the SigMap helper class

Consider the following module:

Listing 4.4: sigmap_test.v

```verilog
module test(input a, output x, y);
    assign x = a, y = a;
endmodule
```

In this case a, x, and y are all different names for the same signal. However:

```verilog
RTLIL::SigSpec a(module->wire("\a")), x(module->wire("\x")), y(module->wire("\y"));
log("%d %d %d\n", a == x, x == y, y == a); // will print "0 0 0"
```

The SigMap helper class can be used to map all such aliasing signals to a unique signal from the group (usually the wire that is directly driven by a cell or port).
SigMap sigmap(module);
log("%d %d %d
  sigmap(a) == sigmap(x), sigmap(x) == sigmap(y),
    sigmap(y) == sigmap(a)); // will print "1 1 1"

Printing log messages

The log() function is a printf()-like function that can be used to create log messages.

Use log_signal() to create a C-string for a SigSpec object:

log("Mapped signal x: %s\n", log_signal(sigmap(x)));

The pointer returned by log_signal() is automatically freed by the log framework at a later time.

Use log_id() to create a C-string for an RTLIL::IdString:

log("Name of this module: %s\n", log_id(module->name));

Use log_header() and log_push()/log_pop() to structure log messages:

log_header(design, "Doing important stuff!\n");
log_push();
for (int i = 0; i < 10; i++)
  log("Log message #%d.\n", i);
log_pop();

Error handling

Use log_error() to report a non-recoverable error:

if (design->modules.count(module->name) != 0)
  log_error("A module with the name %s already exists!\n",
    RTLIL::id2cstr(module->name));

Use log_cmd_error() to report a recoverable error:

if (design->selection_stack.back().empty())
  log_cmd_error("This command can't operator on an empty selection!\n");

Use log_assert() and log_abort() instead of assert() and abort().

The “stubnets” example module

The following is the complete code of the “stubnets” example module. It is included in the Yosys source distribution under docs/source/code_examples/stubnets.

Listing 4.5: stubnets.cc

1 // This is free and unencumbered software released into the public domain.
2 //
3 // Anyone is free to copy, modify, publish, use, compile, sell, or (continues on next page)
// distribute this software, either in source code form or as a compiled
// binary, for any purpose, commercial or non-commercial, and by any
// means.

#include "kernel/yosys.h"
#include "kernel/sigtools.h"
#include <string>
#include <map>
#include <set>

USING_YOSYS_NAMESPACE
PRIVATE_NAMESPACE_BEGIN

// this function is called for each module in the design
static void find_stub_nets(RTLIL::Design *design, RTLIL::Module *module, bool report_bits)
{
    // use a SigMap to convert nets to a unique representation
    SigMap sigmap(module);

    // count how many times a single-bit signal is used
    std::map<RTLIL::SigBit, int> bit_usage_count;

    // count output lines for this module (needed only for summary output at the end)
    int line_count = 0;

    log("Looking for stub wires in module \%s:\n", RTLIL::id2cstr(module->name));

    // For all ports on all cells
    for (auto &cell_iter : module->cells_)
        for (auto &conn : cell_iter.second->connections())
        {
            // Get the signals on the port
            // (use sigmap to get a unique signal name)
            RTLIL::SigSpec sig = sigmap(conn.second);

            // add each bit to bit_usage_count, unless it is a constant
            for (auto &bit : sig)
                if (bit.wire != NULL)
                    bit_usage_count[bit]++;
        }

    // for each wire in the module
    for (auto &wire_iter : module->wires_)
    {
        RTLIL::Wire *wire = wire_iter.second;

        // .. but only selected wires
        if (!design->selected(module, wire))
            continue;

        (continues on next page)
// add +1 usage if this wire actually is a port
int usage_offset = wire->port_id > 0 ? 1 : 0;

// we will record which bits of the (possibly multi-bit) wire are stub signals
std::set<int> stub_bits;

// get a signal description for this wire and split it into separate bits
RTLIL::SigSpec sig = sigmap(wire);

// for each bit (unless it is a constant):
// check if it is used at least two times and add to stub_bits otherwise
for (int i = 0; i < GetSize(sig); i++)
    if (sig[i].wire != NULL && (bit_usage_count[sig[i]] + usage_offset) < 2)
        stub_bits.insert(i);

// continue if no stub bits found
if (stub_bits.size() == 0)
    continue;

// report stub bits and/or stub wires, don't report single bits
// if called with report_bits set to false.
if (GetSize(stub_bits) == GetSize(sig)) {
    log(" found stub wire: %s\n", RTLIL::id2cstr(wire->name));
} else {
    if (!report_bits)
        continue;
    log(" found wire with stub bits: %s [", RTLIL::id2cstr(wire->name));
    for (int bit : stub_bits)
        log("%d", bit == *stub_bits.begin() ? "" : ", ", bit);
    log("]\n");
}

// we have outputted a line, increment summary counter
line_count++;

// report summary
if (report_bits)
    log(" found %d stub wires or wires with stub bits.\n", line_count);
else
    log(" found %d stub wires.\n", line_count);

// each pass contains a singleton object that is derived from Pass
struct StubnetsPass : public Pass {
    StubnetsPass() : Pass("stubnets") {} 
    void execute(std::vector<std::string> args, RTLIL::Design *design) override 
    {
        // variables to mirror information from passed options
    }
}
bool report_bits = 0;

log_header(design, "Executing STUBNETS pass (find stub nets).\n");

// parse options
size_t argidx;
for (argidx = 1; argidx < args.size(); argidx++) {
    std::string arg = args[argidx];
    if (arg == "-report_bits") {
        report_bits = true;
        continue;
    }
}
break;

// handle extra options (e.g. selection)
extra_args(args, argidx, design);

// call find_stub_nets() for each module that is either
// selected as a whole or contains selected objects.
for (auto &it : design->modules_)
    if (design->selected_module(it.first))
        find_stub_nets(design, it.second, report_bits);
}
} StubnetsPass;

PRIVATE_NAMESPACE_END

Listing 4.6: Makefile

.PHONY: all dots
clean:

all: dots

dots:

.PHONY: test
test: stubnets.so
    yosys -ql test1.log -m ./stubnets.so test.v -p "stubnets"
yosys -ql test2.log -m ./stubnets.so test.v -p "opt; stubnets"
yosys -ql test3.log -m ./stubnets.so test.v -p "techmap; opt; stubnets -report_bits"
    tail test1.log test2.log test3.log

stubnets.so: stubnets.cc
    yosys-config --exec --cxx --cxxflags --ldflags -o $@ -shared $^ --ldlibs

.PHONY: clean
clean:
    rm -f test1.log test2.log test3.log
    rm -f stubnets.so stubnets.d

4.3. Extending Yosys 181
Listing 4.7: test.v

```verilog
module uut(in1, in2, in3, out1, out2);

input [8:0] in1, in2, in3;
output [8:0] out1, out2;

assign out1 = in1 + in2 + (in3 >> 4);

endmodule
```

4.3.2 Setting up a flow for ABC9

Much of the configuration comes from attributes and `specify` blocks in Verilog simulation models.

specify syntax

Since `specify` is a relatively obscure part of the Verilog standard, a quick guide to the syntax:

```
specify // begins a specify block
(A => B) = 123; // simple combinational path from A to B with a delay
(A >> B) = 123; // simple combinational path from A to all bits of B
if (FOO) (A => B) = 123; // paths may apply under specific conditions.
(posedge CLK => (Q : D)) = 123; // combinational path triggered on the positive edge
$setup(A, posedge CLK, 123); // setup constraint for an input relative to a clock.
endspecify // ends a specify block
```

By convention, all delays in `specify` blocks are in integer picoseconds. Files containing `specify` blocks should be read with the `-specify` option to `read_verilog` so that they aren’t skipped.

LUTs

LUTs need to be annotated with an (`* abc9_lut=N *`) attribute, where `N` is the relative area of that LUT model. For example, if an architecture can combine LUTs to produce larger LUTs, then the combined LUTs would have increasingly larger `N`. Conversely, if an architecture can split larger LUTs into smaller LUTs, then the smaller LUTs would have smaller `N`.

LUTs are generally specified with simple combinational paths from the LUT inputs to the LUT output.
DFFs

DFFs should be annotated with an \(\texttt{(* abc9_flop *)}\) attribute, however ABC9 has some specific requirements for this to be valid: - the DFF must initialise to zero (consider using \texttt{dfflegalize} to ensure this). - the DFF cannot have any asynchronous resets/sets (see the simplification idiom and the Boxes section for what to do here).

It is worth noting that in pure \texttt{abc9} mode, only the setup and arrival times are passed to ABC9 (specifically, they are modelled as buffers with the given delay). In \texttt{abc9 -dff}, the flop itself is passed to ABC9, permitting sequential optimisations.

Some vendors have universal DFF models which include async sets/resets even when they’re unused. Therefore \textit{the simplification idiom} exists to handle this: by using a \texttt{techmap} file to discover flops which have a constant driver to those asynchronous controls, they can be mapped into an intermediate, simplified flop which qualifies as an \(\texttt{(* abc9_flop *)}\), ran through \texttt{abc9}, and then mapped back to the original flop. This is used in \texttt{synth_intel_alm} and \texttt{synth_quicklogic} for the PolarPro3.

DFFs are usually specified to have setup constraints against the clock on the input signals, and an arrival time for the \texttt{Q} output.

Boxes

A “box” is a purely-combinational piece of hard logic. If the logic is exposed to ABC9, it’s a “whitebox”, otherwise it’s a “blackbox”. Carry chains would be best implemented as whiteboxes, but a DSP would be best implemented as a blackbox (multipliers are too complex to easily work with). LUT RAMs can be implemented as whiteboxes too.

Boxes are arguably the biggest advantage that ABC9 has over ABC: by being aware of carry chains and DSPs, it avoids optimising for a path that isn’t the actual critical path, while the generally-longer paths result in ABC9 being able to reduce design area by mapping other logic to larger-but-slower cells.

4.4 Techmap by example

As a quick recap, the \texttt{techmap} command replaces cells in the design with implementations given as Verilog code (called “map files”). It can replace Yosys’ internal cell types (such as \texttt{$or} as well as user-defined cell types.

- Verilog parameters are used extensively to customize the internal cell types.
- Additional special parameters are used by techmap to communicate meta-data to the map files.
- Special wires are used to instruct techmap how to handle a module in the map file.
- Generate blocks and recursion are powerful tools for writing map files.

Code examples used in this document are included in the Yosys code base under \texttt{docs/source/code_examples/techmap}.
4.4.1 Mapping OR3X1

Note

This is a simple example for demonstration only. Techmap shouldn’t be used to implement basic logic optimization.

Listing 4.8: red_or3x1_map.v

```v
module \$reduce_or (A, Y);

    parameter A_SIGNED = 0;
    parameter A_WIDTH = 0;
    parameter Y_WIDTH = 0;

    input [A_WIDTH-1:0] A;
    output [Y_WIDTH-1:0] Y;

    function integer min;
        input integer a, b;
        begin
            if (a < b)
                min = a;
            else
                min = b;
        end
    endfunction

    genvar i;
    generate begin
        if (A_WIDTH == 0) begin
            assign Y = 0;
        end
        if (A_WIDTH == 1) begin
            assign Y = A;
        end
        if (A_WIDTH == 2) begin
            wire ybuf;
            OR3X1 g (.A(A[0]), .B(A[1]), .C(1'b0), .Y(ybuf));
            assign Y = ybuf;
        end
        if (A_WIDTH == 3) begin
            wire ybuf;
            assign Y = ybuf;
        end
        if (A_WIDTH > 3) begin
            localparam next_stage_sz = (A_WIDTH+2) / 3;
            wire [next_stage_sz-1:0] next_stage;
            for (i = 0; i < next_stage_sz; i = i+1) begin
                localparam bits = min(A_WIDTH - 3*i, 3);
            end
        end
    end
```

(continues on next page)
assign next_stage[i] = |A[3*i +: bits];
end
assign Y = |next_stage;
end
end endgenerate
endmodule

Listing 4.9: red_or3x1_test.ys

read_verilog red_or3x1_test.v
hierarchy -check -top test

techmap -map red_or3x1_map.v;;

splitnets -ports
show -prefix red_or3x1 -format dot -notitle -lib red_or3x1_cells.v

Listing 4.10: red_or3x1_test.v

module test (A, Y);
  input [6:0] A;
  output Y;
  assign Y = |A;
endmodule

4.4.2 Conditional techmap

- In some cases only cells with certain properties should be substituted.
- The special wire _TECHMAP_FAIL_ can be used to disable a module in the map file for a certain set of parameters.
- The wire _TECHMAP_FAIL_ must be set to a constant value. If it is non-zero then the module is disabled for this set of parameters.
- Example use-cases:
  - coarse-grain cell types that only operate on certain bit widths
memory resources for different memory geometries (width, depth, ports, etc.)

Example:

```
module \$mul (A, B, Y);
    parameter A_SIGNED = 0;
    parameter B_SIGNED = 0;
    parameter A_WIDTH = 1;
    parameter B_WIDTH = 1;
    parameter Y_WIDTH = 1;
    input [A_WIDTH-1:0] A;
    input [B_WIDTH-1:0] B;
    output [Y_WIDTH-1:0] Y;

    wire _TECHMAP_FAIL_ = A_WIDTH != B_WIDTH || B_WIDTH != Y_WIDTH;

    MYMUL #( .WIDTH(Y_WIDTH) ) g ( .A(A), .B(B), .Y(Y) );
endmodule
```

```
module test(A, B, C, Y1, Y2);
    input [7:0] A, B, C;
    output [7:0] Y1 = A * B;
    output [15:0] Y2 = A * C;
endmodule
```

```
read_verilog sym_mul_test.v
```

(continues on next page)
4.4.3 Scripting in map modules

- The special wires _TECHMAP_DO_* can be used to run Yosys scripts in the context of the replacement module.
- The wire that comes first in alphabetical order is interpreted as string (must be connected to constants) that is executed as script. Then the wire is removed. Repeat.
- You can even call techmap recursively!
- Example use-cases:
  - Using always blocks in map module: call proc
  - Perform expensive optimizations (such as freduce) on cells where this is known to work well.
  - Interacting with custom commands.

**Note**

PROTIP:

Commands such as shell, show -pause, and dump can be used in the _TECHMAP_DO_* scripts for debugging map modules.

Example:

```
module MYMUL(A, B, Y);
    parameter WIDTH = 1;
```

Listing 4.14: mymul_map.v
### Handling constant inputs

- The special parameters `_TECHMAP_CONSTMSK_<port-name>` and `_TECHMAP_CONSTVAL_<port-name>` can be used to handle constant input values to cells.
- The former contains 1-bits for all constant input bits on the port.
- The latter contains the constant bits or undef (x) for non-constant bits.
- Example use-cases:
  - Converting arithmetic (for example multiply to shift).
  - Identify constant addresses or enable bits in memory interfaces.
Example:

![Diagram showing A and B connected to MYMUL with 4:0 - 7:3 output mapping to 0 -> 2:0, and input 8'00000110]

Listing 4.17: mulshift_map.v

```verilog
class module MYMUL(A, B, Y);
    parameter WIDTH = 1;
    input [WIDTH-1:0] A, B;
    output reg [WIDTH-1:0] Y;

    parameter _TECHMAP_CONSTVAL_A_ = WIDTH'bx;
    parameter _TECHMAP_CONSTVAL_B_ = WIDTH'bx;

    reg _TECHMAP_FAIL_;
    wire [1023:0] _TECHMAP_DO_ = "proc; clean";

    integer i;
    always @* begin
        _TECHMAP_FAIL_ <= 1;
        for (i = 0; i < WIDTH; i=i+1) begin
            if (_TECHMAP_CONSTVAL_A_ === WIDTH'd1 << i) begin
                _TECHMAP_FAIL_ <= 0;
                Y <= B << i;
            end
            if (_TECHMAP_CONSTVAL_B_ === WIDTH'd1 << i) begin
                _TECHMAP_FAIL_ <= 0;
                Y <= A << i;
            end
        end
    end
endmodule
```

Listing 4.18: mulshift_test.v

```verilog
class module test (A, X, Y);
    input [7:0] A;

(continues on next page)
```
output [7:0] X = A * 8'd 6;
output [7:0] Y = A * 8'd 8;
endmodule

Listing 4.19: mulshift_test.ys

read_verilog mulshift_test.v
hierarchy -check -top test

technology -map sym_mul_map.v \
    -map mulshift_map.v;

show -prefix mulshift -format dot -notitle -lib sym_mul_cells.v

4.4.5 Handling shorted inputs

- The special parameters _TECHMAP_BITS_CONNMAP_ and _TECHMAP_CONNMAP_<port-name>_ can be used to handle shorted inputs.
- Each bit of the port correlates to an _TECHMAP_BITS_CONNMAP_ bits wide number in _TECHMAP_CONNMAP_<port-name>_.
- Each unique signal bit is assigned its own number. Identical fields in the _TECHMAP_CONNMAP_<port-name>_ parameters mean shorted signal bits.
- The numbers 0-3 are reserved for 0, 1, x, and z respectively.
- Example use-cases:
  - Detecting shared clock or control signals in memory interfaces.
  - In some cases this can be used for for optimization.

Example:
4.4.6 Notes on using techmap

- Don’t use positional cell parameters in map modules.
- You can use the $__-prefix for internal cell types to avoid collisions with the user-namespace. But always use two underscores or the internal consistency checker will trigger on these cells.
- Techmap has two major use cases:
  - Creating good logic-level representation of arithmetic functions. This also means using dedicated hardware resources such as half- and full-adder cells in ASICS or dedicated carry logic in FPGAs.
  - Mapping of coarse-grain resources such as block memory or DSP cells.
5.1 Automatic testing

For up to date information, including OS versions, refer to the git actions page.
6.1 A primer on digital circuit synthesis

This chapter contains a short introduction to the basic principles of digital circuit synthesis.

6.1.1 Levels of abstraction

Digital circuits can be represented at different levels of abstraction. During the design process a circuit is usually first specified using a higher level abstraction. Implementation can then be understood as finding a functionally equivalent representation at a lower abstraction level. When this is done automatically using software, the term synthesis is used.

So synthesis is the automatic conversion of a high-level representation of a circuit to a functionally equivalent low-level representation of a circuit. Figure 6.1 lists the different levels of abstraction and how they relate to different kinds of synthesis.

Fig. 6.1: Different levels of abstraction and synthesis.

Regardless of the way a lower level representation of a circuit is obtained (synthesis or manual design), the lower level representation is usually verified by comparing simulation results of the lower level and the higher level representation\(^1\). Therefore even if no synthesis is used, there must still be a simulatable representation of the circuit in all levels to allow for verification of the design.

\(^1\) In recent years formal equivalence checking also became an important verification method for validating RTL and lower abstraction representation of the design.
Note: The exact meaning of terminology such as “High-Level” is of course not fixed over time. For example the HDL “ABEL” was first introduced in 1985 as “A High-Level Design Language for Programmable Logic Devices” [LHBB85], but would not be considered a “High-Level Language” today.

**System level**

The System Level abstraction of a system only looks at its biggest building blocks like CPUs and computing cores. At this level the circuit is usually described using traditional programming languages like C/C++ or Matlab. Sometimes special software libraries are used that are aimed at simulation circuits on the system level, such as SystemC.

Usually no synthesis tools are used to automatically transform a system level representation of a circuit to a lower-level representation. But system level design tools exist that can be used to connect system level building blocks.

The IEEE 1685-2009 standard defines the IP-XACT file format that can be used to represent designs on the system level and building blocks that can be used in such system level designs. [A+10]

**High level**

The high-level abstraction of a system (sometimes referred to as algorithmic level) is also often represented using traditional programming languages, but with a reduced feature set. For example when representing a design at the high level abstraction in C, pointers can only be used to mimic concepts that can be found in hardware, such as memory interfaces. Full featured dynamic memory management is not allowed as it has no corresponding concept in digital circuits.

Tools exist to synthesize high level code (usually in the form of C/C++/SystemC code with additional metadata) to behavioural HDL code (usually in the form of Verilog or VHDL code). Aside from the many commercial tools for high level synthesis there are also a number of FOSS tools for high level synthesis.

**Behavioural level**

At the behavioural abstraction level a language aimed at hardware description such as Verilog or VHDL is used to describe the circuit, but so-called behavioural modelling is used in at least part of the circuit description. In behavioural modelling there must be a language feature that allows for imperative programming to be used to describe data paths and registers. This is the always-block in Verilog and the process-block in VHDL.

In behavioural modelling, code fragments are provided together with a sensitivity list; a list of signals and conditions. In simulation, the code fragment is executed whenever a signal in the sensitivity list changes its value or a condition in the sensitivity list is triggered. A synthesis tool must be able to transfer this representation into an appropriate datapath followed by the appropriate types of register.

For example consider the following Verilog code fragment:

```verilog
always @(posedge clk)
  y <= a + b;
```

In simulation the statement `y <= a + b` is executed whenever a positive edge on the signal `clk` is detected. The synthesis result however will contain an adder that calculates the sum `a + b` all the time, followed by a d-type flip-flop with the adder output on its D-input and the signal `y` on its Q-output.

Usually the imperative code fragments used in behavioural modelling can contain statements for conditional execution (if- and case-statements in Verilog) as well as loops, as long as those loops can be completely unrolled.
Interestingly there seems to be no other FOSS Tool that is capable of performing Verilog or VHDL behavioural syntheses besides Yosys.

**Register-Transfer Level (RTL)**

On the Register-Transfer Level the design is represented by combinatorial data paths and registers (usually d-type flip-flops). The following Verilog code fragment is equivalent to the previous Verilog example, but is in RTL representation:

```
assign tmp = a + b; // combinatorial data path
always @(posedge clk) // register
  y <= tmp;
```

A design in RTL representation is usually stored using HDLs like Verilog and VHDL. But only a very limited subset of features is used, namely minimalistic always-blocks (Verilog) or process-blocks (VHDL) that model the register type used and unconditional assignments for the datapath logic. The use of HDLs on this level simplifies simulation as no additional tools are required to simulate a design in RTL representation.

Many optimizations and analyses can be performed best at the RTL level. Examples include FSM detection and optimization, identification of memories or other larger building blocks and identification of shareable resources.

Note that RTL is the first abstraction level in which the circuit is represented as a graph of circuit elements (registers and combinatorial cells) and signals. Such a graph, when encoded as list of cells and connections, is called a netlist.

RTL synthesis is easy as each circuit node element in the netlist can simply be replaced with an equivalent gate-level circuit. However, usually the term RTL synthesis does not only refer to synthesizing an RTL netlist to a gate level netlist but also to performing a number of highly sophisticated optimizations within the RTL representation, such as the examples listed above.

A number of FOSS tools exist that can perform isolated tasks within the domain of RTL synthesis steps. But there seems to be no FOSS tool that covers a wide range of RTL synthesis operations.

**Logical gate level**

At the logical gate level the design is represented by a netlist that uses only cells from a small number of single-bit cells, such as basic logic gates (AND, OR, NOT, XOR, etc.) and registers (usually D-Type Flip-flops).

A number of netlist formats exists that can be used on this level, e.g. the Electronic Design Interchange Format (EDIF), but for ease of simulation often a HDL netlist is used. The latter is a HDL file (Verilog or VHDL) that only uses the most basic language constructs for instantiation and connecting of cells.

There are two challenges in logic synthesis: First finding opportunities for optimizations within the gate level netlist and second the optimal (or at least good) mapping of the logic gate netlist to an equivalent netlist of physically available gate types.

The simplest approach to logic synthesis is two-level logic synthesis, where a logic function is converted into a sum-of-products representation, e.g. using a Karnaugh map. This is a simple approach, but has exponential worst-case effort and cannot make efficient use of physical gates other than AND/NAND-, OR/NOR- and NOT-Gates.

Therefore modern logic synthesis tools utilize much more complicated multi-level logic synthesis algorithms [BHSV90]. Most of these algorithms convert the logic function to a Binary-Decision-Diagram (BDD) or And-Inverter-Graph (AIG) and work from that representation. The former has the advantage that it has a
unique normalized form. The latter has much better worst case performance and is therefore better suited for the synthesis of large logic functions.

Good FOSS tools exists for multi-level logic synthesis.

Yosys contains basic logic synthesis functionality but can also use ABC for the logic synthesis step. Using ABC is recommended.

**Physical gate level**

On the physical gate level only gates are used that are physically available on the target architecture. In some cases this may only be NAND, NOR and NOT gates as well as D-Type registers. In other cases this might include cells that are more complex than the cells used at the logical gate level (e.g. complete half-adders). In the case of an FPGA-based design the physical gate level representation is a netlist of LUTs with optional output registers, as these are the basic building blocks of FPGA logic cells.

For the synthesis tool chain this abstraction is usually the lowest level. In case of an ASIC-based design the cell library might contain further information on how the physical cells map to individual switches (transistors).

**Switch level**

A switch level representation of a circuit is a netlist utilizing single transistors as cells. Switch level modelling is possible in Verilog and VHDL, but is seldom used in modern designs, as in modern digital ASIC or FPGA flows the physical gates are considered the atomic build blocks of the logic circuit.

**Yosys**

Yosys is a Verilog HDL synthesis tool. This means that it takes a behavioural design description as input and generates an RTL, logical gate or physical gate level description of the design as output. Yosys’ main strengths are behavioural and RTL synthesis. A wide range of commands (synthesis passes) exist within Yosys that can be used to perform a wide range of synthesis tasks within the domain of behavioural, rtl and logic synthesis. Yosys is designed to be extensible and therefore is a good basis for implementing custom synthesis tools for specialised tasks.

**6.1.2 Features of synthesizable Verilog**

The subset of Verilog [A+06] that is synthesizable is specified in a separate IEEE standards document, the IEEE standard 1364.1-2002 [A+02]. This standard also describes how certain language constructs are to be interpreted in the scope of synthesis.

This section provides a quick overview of the most important features of synthesizable Verilog, structured in order of increasing complexity.
Structural Verilog

Structural Verilog (also known as Verilog Netlists) is a Netlist in Verilog syntax. Only the following language constructs are used in this case:

- Constant values
- Wire and port declarations
- Static assignments of signals to other signals
- Cell instantiations

Many tools (especially at the back end of the synthesis chain) only support structural Verilog as input. ABC is an example of such a tool. Unfortunately there is no standard specifying what Structural Verilog actually is, leading to some confusion about what syntax constructs are supported in structural Verilog when it comes to features such as attributes or multi-bit signals.

Expressions in Verilog

In all situations where Verilog accepts a constant value or signal name, expressions using arithmetic operations such as $+$, $-$, and $\ast$, boolean operations such as $\&$ (AND), $|$ (OR) and $~$ (XOR) and many others (comparison operations, unary operator, etc.) can also be used.

During synthesis these operators are replaced by cells that implement the respective function.

Many FOSS tools that claim to be able to process Verilog in fact only support basic structural Verilog and simple expressions. Yosys can be used to convert full featured synthesizable Verilog to this simpler subset, thus enabling such applications to be used with a richer set of Verilog features.

Behavioural modelling

Code that utilizes the Verilog always statement is using Behavioural Modelling. In behavioural modelling, a circuit is described by means of imperative program code that is executed on certain events, namely any change, a rising edge, or a falling edge of a signal. This is a very flexible construct during simulation but is only synthesizable when one of the following is modelled:

- Asynchronous or latched logic
  In this case the sensitivity list must contain all expressions that are used within the always block.
  The syntax $@$ can be used for these cases. Examples of this kind include:

```verilog
// asynchronous
always @* begin
  if (add_mode)
    y <= a + b;
  else
    y <= a - b;
end

// latched
always @* begin
  if (!hold)
    y <= a + b;
end
```

Note that latched logic is often considered bad style and in many cases just the result of sloppy HDL design. Therefore many synthesis tools generate warnings whenever latched logic is generated.
- **Synchronous logic (with optional synchronous reset)**
  This is logic with d-type flip-flops on the output. In this case the sensitivity list must only contain the respective clock edge. Example:

```verilog
// counter with synchronous reset
always @(posedge clk) begin
    if (reset)
        y <= 0;
    else
        y <= y + 1;
end
```

- **Synchronous logic with asynchronous reset**
  This is logic with d-type flip-flops with asynchronous resets on the output. In this case the sensitivity list must only contain the respective clock and reset edges. The values assigned in the reset branch must be constant. Example:

```verilog
// counter with asynchronous reset
always @(posedge clk, posedge reset) begin
    if (reset)
        y <= 0;
    else
        y <= y + 1;
end
```

Many synthesis tools support a wider subset of flip-flops that can be modelled using always-statements (including Yosys). But only the ones listed above are covered by the Verilog synthesis standard and when writing new designs one should limit herself or himself to these cases.

In behavioural modelling, blocking assignments (=) and non-blocking assignments (<=) can be used. The concept of blocking vs. non-blocking assignment is one of the most misunderstood constructs in Verilog [CI00].

The blocking assignment behaves exactly like an assignment in any imperative programming language, while with the non-blocking assignment the right hand side of the assignment is evaluated immediately but the actual update of the left hand side register is delayed until the end of the time-step. For example the Verilog code `a <= b; b <= a;` exchanges the values of the two registers.

**Functions and tasks**

Verilog supports Functions and Tasks to bundle statements that are used in multiple places (similar to Procedures in imperative programming). Both constructs can be implemented easily by substituting the function/task-call with the body of the function or task.
**Conditionals, loops and generate-statements**

Verilog supports `if-else`-statements and `for`-loops inside `always`-statements.

It also supports both features in `generate`-statements on the module level. This can be used to selectively enable or disable parts of the module based on the module parameters (`if-else`) or to generate a set of similar subcircuits (`for`).

While the `if-else`-statement inside an `always`-block is part of behavioural modelling, the three other cases are (at least for a synthesis tool) part of a built-in macro processor. Therefore it must be possible for the synthesis tool to completely unroll all loops and evaluate the condition in all `if-else`-statement in `generate`-statements using const-folding..

**Arrays and memories**

Verilog supports arrays. This is in general a synthesizable language feature. In most cases arrays can be synthesized by generating addressable memories. However, when complex or asynchronous access patterns are used, it is not possible to model an array as memory. In these cases the array must be modelled using individual signals for each word and all accesses to the array must be implemented using large multiplexers.

In some cases it would be possible to model an array using memories, but it is not desired. Consider the following delay circuit:

```verilog
module (clk, in_data, out_data);

parameter BITS = 8;
parameter STAGES = 4;

input clk;
input [BITS-1:0] in_data;
output [BITS-1:0] out_data;
reg [BITS-1:0] ffs [STAGES-1:0];

integer i;

always @(posedge clk) begin
  ffs[0] <= in_data;
  for (i = 1; i < STAGES; i = i+1)
    ffs[i] <= ffs[i-1];
end

assign out_data = ffs[STAGES-1];
endmodule
```

This could be implemented using an addressable memory with STAGES input and output ports. A better implementation would be to use a simple chain of flip-flops (a so-called shift register). This better implementation can either be obtained by first creating a memory-based implementation and then optimizing it based on the static address signals for all ports or directly identifying such situations in the language front end and converting all memory accesses to direct accesses to the correct signals.
6.1.3 Challenges in digital circuit synthesis

This section summarizes the most important challenges in digital circuit synthesis. Tools can be characterized by how well they address these topics.

Standards compliance

The most important challenge is compliance with the HDL standards in question (in case of Verilog the IEEE Standards 1364.1-2002 and 1364-2005). This can be broken down in two items:

- Completeness of implementation of the standard
- Correctness of implementation of the standard

Completeness is mostly important to guarantee compatibility with existing HDL code. Once a design has been verified and tested, HDL designers are very reluctant regarding changes to the design, even if it is only about a few minor changes to work around a missing feature in a new synthesis tool.

Correctness is crucial. In some areas this is obvious (such as correct synthesis of basic behavioural models). But it is also crucial for the areas that concern minor details of the standard, such as the exact rules for handling signed expressions, even when the HDL code does not target different synthesis tools. This is because (unlike software source code that is only processed by compilers), in most design flows HDL code is not only processed by the synthesis tool but also by one or more simulators and sometimes even a formal verification tool. It is key for this verification process that all these tools use the same interpretation for the HDL code.

Optimizations

Generally it is hard to give a one-dimensional description of how well a synthesis tool optimizes the design. First of all because not all optimizations are applicable to all designs and all synthesis tasks. Some optimizations work (best) on a coarse-grained level (with complex cells such as adders or multipliers) and others work (best) on a fine-grained level (single bit gates). Some optimizations target area and others target speed. Some work well on large designs while others don’t scale well and can only be applied to small designs.

A good tool is capable of applying a wide range of optimizations at different levels of abstraction and gives the designer control over which optimizations are performed (or skipped) and what the optimization goals are.

Technology mapping

Technology mapping is the process of converting the design into a netlist of cells that are available in the target architecture. In an ASIC flow this might be the process-specific cell library provided by the fab. In an FPGA flow this might be LUT cells as well as special function units such as dedicated multipliers. In a coarse-grain flow this might even be more complex special function units.

An open and vendor independent tool is especially of interest if it supports a wide range of different types of target architectures.
6.1.4 Script-based synthesis flows

A digital design is usually started by implementing a high-level or system-level simulation of the desired function. This description is then manually transformed (or re-implemented) into a synthesizable lower-level description (usually at the behavioural level) and the equivalence of the two representations is verified by simulating both and comparing the simulation results.

Then the synthesizable description is transformed to lower-level representations using a series of tools and the results are again verified using simulation. This process is illustrated in Fig. 6.2.

![Diagram of the design flow](image)

**Fig. 6.2: Typical design flow.** Green boxes represent manually created models. Orange boxes represent models generated by synthesis tools.

In this example the System Level Model and the Behavioural Model are both manually written design files. After the equivalence of system level model and behavioural model has been verified, the lower level representations of the design can be generated using synthesis tools. Finally the RTL Model and the Gate-Level Model are verified and the design process is finished.

However, in any real-world design effort there will be multiple iterations for this design process. The reason for this can be the late change of a design requirement or the fact that the analysis of a low-abstraction model (e.g. gate-level timing analysis) revealed that a design change is required in order to meet the design requirements (e.g. maximum possible clock speed).

Whenever the behavioural model or the system level model is changed their equivalence must be re-verified by re-running the simulations and comparing the results. Whenever the behavioural model is changed the synthesis must be re-run and the synthesis results must be re-verified.

In order to guarantee reproducibility it is important to be able to re-run all automatic steps in a design project with a fixed set of settings easily. Because of this, usually all programs used in a synthesis flow can be controlled using scripts. This means that all functions are available via text commands. When such a tool provides a GUI, this is complementary to, and not instead of, a command line interface.

Usually a synthesis flow in an UNIX/Linux environment would be controlled by a shell script that calls all required tools (synthesis and simulation/verification in this example) in the correct order. Each of these tools would be called with a script file containing commands for the respective tool. All settings required for the tool would be provided by these script files so that no manual interaction would be necessary. These script files are considered design sources and should be kept under version control just like the source code of the system level and the behavioural model.
6.1.5 Methods from compiler design

Some parts of synthesis tools involve problem domains that are traditionally known from compiler design. This section addresses some of these domains.

Lexing and parsing

The best known concepts from compiler design are probably lexing and parsing. These are two methods that together can be used to process complex computer languages easily. [ASU86]

A lexer consumes single characters from the input and generates a stream of lexical tokens that consist of a type and a value. For example the Verilog input assign foo = bar + 42; might be translated by the lexer to the list of lexical tokens given in Tab. 6.1.

Table 6.1: Exemplary token list for the statement assign foo = bar + 42;

<table>
<thead>
<tr>
<th>Token-Type</th>
<th>Token-Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>TOK_ASSIGN</td>
<td>-</td>
</tr>
<tr>
<td>TOK_IDENTIFIER</td>
<td>&quot;foo&quot;</td>
</tr>
<tr>
<td>TOK_EQ</td>
<td>-</td>
</tr>
<tr>
<td>TOK_IDENTIFIER</td>
<td>&quot;bar&quot;</td>
</tr>
<tr>
<td>TOK_PLUS</td>
<td>-</td>
</tr>
<tr>
<td>TOK_NUMBER</td>
<td>42</td>
</tr>
<tr>
<td>TOK_SEMICOLON</td>
<td>-</td>
</tr>
</tbody>
</table>

The lexer is usually generated by a lexer generator (e.g. flex) from a description file that is using regular expressions to specify the text pattern that should match the individual tokens.

The lexer is also responsible for skipping ignored characters (such as whitespace outside string constants and comments in the case of Verilog) and converting the original text snippet to a token value.

Note that individual keywords use different token types (instead of a keyword type with different token values). This is because the parser usually can only use the Token-Type to make a decision on the grammatical role of a token.

The parser then transforms the list of tokens into a parse tree that closely resembles the productions from the computer languages grammar. As the lexer, the parser is also typically generated by a code generator (e.g. bison) from a grammar description in Backus-Naur Form (BNF).

Let’s consider the following BNF (in Bison syntax):

```
assign_stmt: TOK_ASSIGN TOK_IDENTIFIER TOK_EQ expr TOK_SEMICOLON;
expr: TOK_IDENTIFIER | TOK_NUMBER | expr TOK_PLUS expr;
```

The parser converts the token list to the parse tree in Fig. 6.3. Note that the parse tree never actually exists as a whole as data structure in memory. Instead the parser calls user-specified code snippets (so-called reduce-functions) for all inner nodes of the parse tree in depth-first order.

In some very simple applications (e.g. code generation for stack machines) it is possible to perform the task at hand directly in the reduce functions. But usually the reduce functions are only used to build an in-memory data structure with the relevant information from the parse tree. This data structure is called an abstract syntax tree (AST).

The exact format for the abstract syntax tree is application specific (while the format of the parse tree and token list are mostly dictated by the grammar of the language at hand). Figure 6.4 illustrates what an AST for the parse tree in Fig. 6.3 could look like.
Fig. 6.3: Example parse tree for the Verilog expression \texttt{assign foo = bar + 42};

Usually the AST is then converted into yet another representation that is more suitable for further processing. In compilers this is often an assembler-like three-address-code intermediate representation. [ASU86]

Fig. 6.4: Example abstract syntax tree for the Verilog expression \texttt{assign foo = bar + 42};

\textbf{Multi-pass compilation}

Complex problems are often best solved when split up into smaller problems. This is certainly true for compilers as well as for synthesis tools. The components responsible for solving the smaller problems can be connected in two different ways: through Single-Pass Pipelining and by using Multiple Passes.

Traditionally a parser and lexer are connected using the pipelined approach: The lexer provides a function that is called by the parser. This function reads data from the input until a complete lexical token has been read. Then this token is returned to the parser. So the lexer does not first generate a complete list of lexical tokens and then pass it to the parser. Instead they run concurrently and the parser can consume tokens as the lexer produces them.

The single-pass pipelining approach has the advantage of lower memory footprint (at no time must the complete design be kept in memory) but has the disadvantage of tighter coupling between the interacting components.

6.1. A primer on digital circuit synthesis 205
Therefore single-pass pipelining should only be used when the lower memory footprint is required or the components are also conceptually tightly coupled. The latter certainly is the case for a parser and its lexer. But when data is passed between two conceptually loosely coupled components it is often beneficial to use a multi-pass approach.

In the multi-pass approach the first component processes all the data and the result is stored in an in-memory data structure. Then the second component is called with this data. This reduces complexity, as only one component is running at a time. It also improves flexibility as components can be exchanged easier.

Most modern compilers are multi-pass compilers.

**Static Single Assignment (SSA) form**

In imperative programming (and behavioural HDL design) it is possible to assign the same variable multiple times. This can either mean that the variable is independently used in two different contexts or that the final value of the variable depends on a condition.

The following examples show C code in which one variable is used independently in two different contexts:

```c
void demo1()
{
    int a = 1;
    printf("%d\n", a);

    a = 2;
    printf("%d\n", a);
}

void demo1()
{
    int a = 1;
    printf("%d\n", a);

    int b = 2;
    printf("%d\n", b);
}

void demo2(bool foo)
{
    int a;
    if (foo) {
        a = 23;
        printf("%d\n", a);
    } else {
        a = 42;
        printf("%d\n", a);
    }
}

void demo2(bool foo)
{
    int a, b;
    if (foo) {
        (continues on next page)
    }
In both examples the left version (only variable \( a \)) and the right version (variables \( a \) and \( b \)) are equivalent. Therefore it is desired for further processing to bring the code in an equivalent form for both cases.

In the following example the variable is assigned twice but it cannot be easily replaced by two variables:

```c
void demo3(bool foo)
{
    int a = 23
    if (foo)
        a = 42;
    printf("%d\n", a);
}
```

Static single assignment (SSA) form is a representation of imperative code that uses identical representations for the left and right version of demos 1 and 2, but can still represent demo 3. In SSA form each assignment assigns a new variable (usually written with an index). But it also introduces a special \( \Phi \)-function to merge the different instances of a variable when needed. In C-pseudo-code the demo 3 would be written as follows using SSA from:

```c
void demo3(bool foo)
{
    int a_1, a_2, a_3;
    a_1 = 23
    if (foo)
        a_2 = 42;
    a_3 = phi(a_1, a_2);
    printf("%d\n", a_3);
}
```

The \( \Phi \)-function is usually interpreted as “these variables must be stored in the same memory location” during code generation. Most modern compilers for imperative languages such as C/C++ use SSA form for at least some of its passes as it is very easy to manipulate and analyse.
6.2 Auxiliary libraries

The Yosys source distribution contains some auxiliary libraries that are compiled into Yosys and can be used in plugins.

6.2.1 BigInt

The files in `libs/bigint/` provide a library for performing arithmetic with arbitrary length integers. It is written by Matt McCutchen.

The BigInt library is used for evaluating constant expressions, e.g. using the ConstEval class provided in `kernel/consteval.h`.

See also: http://mattmccutchen.net/bigint/

6.2.2 dlfcn-win32

The `dlfcn` library enables runtime loading of plugins without requiring recompilation of Yosys. The files in `libs/dlfcn-win32` provide an implementation of `dlfcn` for Windows.

See also: https://github.com/dlfcn-win32/dlfcn-win32

6.2.3 ezSAT

The files in `libs/ezsat` provide a library for simplifying generating CNF formulas for SAT solvers. It also contains bindings of MiniSAT. The ezSAT library is written by C. Wolf. It is used by the `sat` pass (see `sat - solve a SAT problem in the circuit`).

6.2.4 fst

`libfst` files from gtkwave are included in `libs/fst` to support reading/writing signal traces from/to the GTKWave developed FST format. This is primarily used in the `sim` command.

6.2.5 json11

For reading/writing designs from/to JSON, `read_json` and `write_json` should be used. For everything else there is the `json11` library:

`json11` is a tiny JSON library for C++11, providing JSON parsing and serialization.

This library is used for outputting machine-readable statistics (`stat` with `-json` flag), using the RPC frontend (`connect_rpc`), and the yosys-witness `yw` format.
6.2.6 MiniSAT

The files in `libs/minisat` provide a high-performance SAT solver, used by the `sat` command.

6.2.7 SHA1

The files in `libs/sha1` provide a public domain SHA1 implementation written by Steve Reid, Bruce Guenter, and Volker Grabsch. It is used for generating unique names when specializing parameterized modules.

6.2.8 SubCircuit

The files in `libs/subcircuit` provide a library for solving the subcircuit isomorphism problem. It is written by C. Wolf and based on the Ullmann Subgraph Isomorphism Algorithm [Ull76]. It is used by the extract pass (see `extract - find subcircuits and replace them with cells`).

6.3 Auxiliary programs

Besides the main yosys executable, the Yosys distribution contains a set of additional helper programs.

6.3.1 yosys-config

The `yosys-config` tool (an auto-generated shell-script) can be used to query compiler options and other information needed for building loadable modules for Yosys. See Writing extensions for details.

```
Usage: ./yosys-config [--exec] [--prefix pf] args..
./yosys-config --build modname.so cppsources..
```

Replacement args:

```
--cxx cc
--cxxflags -Wall -Wextra -ggdb -I"/usr/local/share/yosys/include" \
  -MD -MP -D_YOSYS_ -fpIC -I/usr/local/include -std=c++17 -O3 \
  -flto=thin -DYOSYS_ENABLE_READLINE -DYOSYS_ENABLE_PLUGINS \
  -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB \
  -I/usr/include/tcl8.6 -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC \
  -DVERIFIC_HIER_TREE_SUPPORT -DVERIFIC_SYSTEMVERILOG_SUPPORT \
  -DVERIFIC_VHDL_SUPPORT -DVERIFIC_EDIF_SUPPORT \
  -DVERIFIC_LIBERTY_SUPPORT -DYOSYSHQ_VERIFIC_EXTENSIONS \
  -DYOSYS_ENABLE_VERIFIC -DYOSYS_ENABLE_COVER
```

```
--linkflags -rdynamic -fuse-ld=lld -flto=thin
--ldflags (alias of --linkflags)
--libs (alias of --lib)
--bindir /usr/local/bin
--datdir /usr/local/share/yosys
```

All other args are passed through as they are.

Use `--exec` to call a command instead of generating output. Example usage:

(continues on next page)
The above command can be abbreviated as:

```
./yosys-config --build plugin.so plugin.cc
```

Use `--prefix` to change the prefix for the special args from `--` to something else. Example:

```
./yosys-config --prefix @ bindir: @bindir
```

The args `--bindir` and `--datdir` can be directly followed by a slash and additional text. Example:

```
./yosys-config --datdir/simlib.v
```

### 6.3.2 yosys-filterlib

The `yosys-filterlib` tool is a small utility that can be used to strip or extract information from a Liberty file. This can be useful for removing sensitive or proprietary information such as timing or other trade secrets.

**Usage:**

```
filterlib [rules-file [liberty-file]]
```

or:

```
filterlib -verilogsim [liberty-file]
```

### 6.3.3 yosys-abc

This is a fork of ABC with a small set of custom modifications that have not yet been accepted upstream. Not all versions of Yosys work with all versions of ABC. So Yosys comes with its own `yosys-abc` to avoid compatibility issues between the two.

**Usage:**

```
```

- `-c cmd` execute commands `cmd`
- `-q cmd` execute commands `cmd` quietly
- `-C cmd` execute commands `cmd', then continue in interactive mode
- `-Q cmd` execute commands `cmd' quietly, then continue in interactive mode
- `-F script` execute commands from a script file and echo commands
- `-f script` execute commands from a script file
- `-h` print the command usage
- `-o file` specify output filename to store the result
- `-s` do not read any initialization file
- `-t type` specify input type (blif_mv (default), blif_mvs, blif, or none)
- `-T type` specify output type (blif_mv (default), blif_mvs, blif, or none)
- `-x` equivalent to `-t none -T none`
- `-b` running in bridge mode
6.3.4 yosys-smtbmc

The yosys-smtbmc tool is a utility used by SBY for interacting with smt solvers.

```
yosys-smtbmc [options] <yosys_smt2_output>

-h, --help
    show this message

-t <num_steps>
-t <skip_steps>:<num_steps>
-t <skip_steps>:<step_size>:<num_steps>
    default: skip_steps=0, step_size=1, num_steps=20

-g
    generate an arbitrary trace that satisfies
    all assertions and assumptions.

-i
    instead of BMC run temporal induction

-c
    instead of regular BMC run cover analysis

-m <module_name>
    name of the top module

--smtc <constr_filename>
    read constraints file

--cex <cex_filename>
    read cex file as written by ABC's "write_cex -n"

--aig <prefix>
    read AIGER map file (as written by Yosys "write_aiger -map")
    and AIGER witness file. The file names are <prefix>.aim for
    the map file and <prefix>.aiw for the witness file.

--aig <aim_filename>:<aiw_filename>
    like above, but for map files and witness files that do not
    share a filename prefix (or use different file extensions).

--aig-noheader
    the AIGER witness file does not include the status and
    properties lines.

--yw <yosys_witness_filename>
    read a Yosys witness.

--btorwit <btor_witness_filename>
    read a BTOR witness.

--noinfo
```

(continues on next page)
only run the core proof, do not collect and print any additional information (e.g. which assert failed)

--presat
    check if the design with assumptions but without assertions is SAT before checking if assertions are UNSAT. This will detect if there are contradicting assumptions. In some cases this will also help to "warm up" the solver, potentially yielding a speedup.

--final-only
    only check final constraints, assume base case

--assume-skipped <start_step>
    assume asserts in skipped steps in BMC.
    no assumptions are created for skipped steps before <start_step>.

--dump-vcd <vcd_filename>
    write trace to this VCD file
    (hint: use 'write_smt2 -wires' for maximum coverage of signals in generated VCD file)

--dump-yw <yw_filename>
    write trace as a Yosys witness trace

--dump-vlogtb <verilog_filename>
    write trace as Verilog test bench

--vlogtb-top <hierarchical_name>
    use the given entity as top module for the generated Verilog test bench. The <hierarchical_name> is relative to the design top module without the top module name.

--dump-smtc <constr_filename>
    write trace as constraints file

--smtc-init
    write just the last state as initial constraint to smtc file

--smtc-top <old>[::<new>]
    replace <old> with <new> in constraints dumped to smtc file and only dump object below <old> in design hierarchy.

--noinit
    do not assume initial conditions in state 0

--dump-all
    when using -g or -i, create a dump file for each step. The character '%' is replaced in all dump filenames with the step number.
--append <num_steps>
  add <num_steps> time steps at the end of the trace when creating a counter example (this additional time steps will still be constrained by assumptions)

--binary
  dump anyconst values as raw bit strings

--keep-going
  continue BMC after the first failed assertion and report further failed assertions. To output multiple traces covering all found failed assertions, the character '%' is replaced in all dump filenames with an increasing number. In cover mode, don't stop when a cover trace contains a failed assertion.

--check-witness
  check that the used witness file contains sufficient constraints to force an assertion failure.

--detect-loops
  check if states are unique in temporal induction counter examples (this feature is experimental and incomplete)

--incremental
  run in incremental mode (experimental)

--track-assumes
  track individual assumptions and report a subset of used assumptions that are sufficient for the reported outcome. This can be used to debug PREUNSAT failures as well as to find a smaller set of sufficient assumptions.

--minimize-assumes
  when using --track-assumes, solve for a minimal set of sufficient assumptions.

-s <solver>
  set SMT solver: z3, yices, boolector, bitwuzla, cvc4, mathsat, dummy default: yices

-S <opt>
  pass <opt> as command line argument to the solver

--timeout <value>
  set the solver timeout to the specified value (in seconds).

--logic <smt2_logic>
  use the specified SMT2 logic (e.g. QF_AUFBV)

--dummy <filename>
  if solver is "dummy", read solver output from that file otherwise: write solver output to that file
--smt2-option <option>=<value>
    enable an SMT-LIBv2 option.

-v
    enable debug output

--unroll
    unroll uninterpreted functions

--noincr
    don't use incremental solving, instead restart solver for each (check-sat). This also avoids (push) and (pop).

--noprogress
    disable timer display during solving
    (this option is set implicitly on Windows)

--dump-smt2 <filename>
    write smt2 statements to file

--info <smt2-info-stmt>
    include the specified smt2 info statement in the smt2 output

--nocomments
    strip all comments from the generated smt2 code

6.3.5 yosys-witness

yosys-witness is a new tool to inspect and convert yosys witness traces. This is used in SBY and SCY for producing traces in a consistent format independent of the solver.

Usage: yosys-witness [OPTIONS] COMMAND [ARGS]...

Options:
    --help    Show this message and exit.

Commands:
    aiw2yw    Convert an AIGER witness trace into a Yosys witness trace.
    display   Display a Yosys witness trace in a human readable format.
    stats     Display statistics of a Yosys witness trace.
    wit2yw    Convert a BTOR witness trace into a Yosys witness trace.
    yw2aiw    Convert a Yosys witness trace into an AIGER witness trace.
    yw2yw     Transform a Yosys witness trace.

Note

yosys-witness requires click Python package for use.
6.4 Command line reference

Usage: ./yosys [options] [<infile> [..]]

- Q
  suppress printing of banner (copyright, disclaimer, version)

- T
  suppress printing of footer (log hash, version, timing statistics)

- q
  quiet operation. only write warnings and error messages to console
  use this option twice to also quiet warning messages

- v <level>
  print log headers up to level <level> to the console. (this
  implies -q for everything except the 'End of script.' message.)

- t
  annotate all log messages with a time stamp

- d
  print more detailed timing stats at exit

- l logfile
  write log messages to the specified file

- L logfile
  like -l but open log file in line buffered mode

- o outfile
  write the design to the specified file on exit

- b backend
  use this backend for the output file specified on the command line

- f frontend
  use the specified frontend for the input files on the command line

- H
  print the command list

- h command
  print the help message for the specified command

- s scriptfile
  execute the commands in the script file

- c tcl_scriptfile
  execute the commands in the tcl script file (see 'help tcl' for details)

- C (continues on next page)
enters TCL interactive shell mode

-p command
execute the commands (to chain commands, separate them with semicolon + whitespace: 'cmd1; cmd2')

-m module_file
load the specified module (aka plugin)

-X
enable tracing of core data structure changes. for debugging

-M
will slightly randomize allocated pointer addresses. for debugging

-A
will call abort() at the end of the script. for debugging

-r <module_name>
elaborate command line arguments using the specified top module

-D <macro>[=<value>]
set the specified Verilog define (via "read -define")

-P <header_id>[:<filename>]
dump the design when printing the specified log header to a file.
yosys_dump_<header_id>.il is used as filename if none is specified. Use 'ALL' as <header_id> to dump at every header.

-W regex
print a warning for all log messages matching the regex.

-w regex
if a warning message matches the regex, it is printed as regular message instead.

-e regex
if a warning message matches the regex, it is printed as error message instead and the tool terminates with a nonzero return code.

-E <depsfile>
write a Makefile dependencies file with in- and output file names

-x <feature>
do not print warnings for the specified experimental feature

-g
globally enable debug log messages

-V
print version information and exit
The option -S is a shortcut for calling the "synth" command, a default script for transforming the Verilog input to a gate-level netlist. For example:

```bash
yosys -o output.blif -S input.v
```

For more complex synthesis jobs it is recommended to use the read_* and write_* commands in a script file instead of specifying input and output files on the command line.

When no commands, script files or input files are specified on the command line, yosys automatically enters the interactive command mode. Use the 'help' command to get information on the individual commands.

### 6.4.1 Yosys environment variables

**HOME**

Yosys command history is stored in `$HOME/.yosys_history`. Graphics (from `show` and `viz` commands) will output to this directory by default. This environment variable is also used in some cases for resolving filenames with ~.

**PATH**

May be used in OpenBSD builds for finding the location of Yosys executable.

**TMPDIR**

Used for storing temporary files.

**ABC**

When compiling Yosys with out-of-tree ABC using `ABCEXTERNAL`, this variable can be used to override the external ABC executable.

**YOSYS_NOVERIFIC**

If Yosys was built with Verific, this environment variable can be used to temporarily disable Verific support.

**YOSYS_COVER_DIR** and **YOSYS_COVER_FILE**

When using code coverage, these environment variables control the output file name/location.

**YOSYS_ABORT_ON_LOG_ERROR**

Can be used for debugging Yosys internals. Setting it to 1 causes abort() to be called when Yosys terminates with an error message.

### 6.4.2 abc - use ABC for technology mapping

```bash
abc [options] [selection]
```

This pass uses the ABC tool [1] for technology mapping of yosys's internal gate library to a target architecture.

```
-exe <command>
```

use the specified command instead of "<yosys-bindir>/yosys-abc" to execute ABC. This can e.g. be used to call a specific version of ABC or a wrapper.

(continues on next page)
-script <file>
use the specified ABC script file instead of the default script.

if <file> starts with a plus sign (+), then the rest of the filename
string is interpreted as the command string to be passed to ABC. The
leading plus sign is removed and all commas (,) in the string are
replaced with blanks before the string is passed to ABC.

if no -script parameter is given, the following scripts are used:

for -liberty/-genlib without -constr:
  strash; &get -n; &fraig -x; &put; scorr; dc2; dretme; strash;
  &get -n; &dch -f; &nf {D}; &put

for -liberty/-genlib with -constr:
  strash; &get -n; &fraig -x; &put; scorr; dc2; dretme; strash;
  &get -n; &dch -f; &nf {D}; &put; buffer; upsize {D};
  dnsize {D}; stime -p

for -lut/-luts (only one LUT size):
  strash; &get -n; &fraig -x; &put; scorr; dc2; dretme; strash;
  dch -f; if; mfs2; lutpack {S}

for -lut/-luts (different LUT sizes):
  strash; &get -n; &fraig -x; &put; scorr; dc2; dretme; strash;
  dch -f; if; mfs2

for -sop:
  strash; &get -n; &fraig -x; &put; scorr; dc2; dretme; strash;
  dch -f; cover {I} {P}

otherwise:
  strash; &get -n; &fraig -x; &put; scorr; dc2; dretme; strash;
  &get -n; &dch -f; &nf {D}; &put

-fast
use different default scripts that are slightly faster (at the cost
of output quality):

for -liberty/-genlib without -constr:
  strash; dretme; map {D}

for -liberty/-genlib with -constr:
  strash; dretme; map {D}; buffer; upsize {D}; dnsize {D};
  stime -p

for -lut/-luts:
  strash; dretme; if

for -sop:
  strash; dretme; cover {I} {P}
otherwise:
    strash; dretme; map

-liberty <file>
  generate netlists for the specified cell library (using the liberty
  file format).

-dont_use <cell_name>
  generate netlists for the specified cell library (using the liberty
  file format).

-genlib <file>
  generate netlists for the specified cell library (using the SIS Genlib
  file format).

-constr <file>
  pass this file with timing constraints to ABC.
  use with -liberty/-genlib.

  a constr file contains two lines:
    set_driving_cell <cell_name>
    set_load <floating_point_number>

  the set_driving_cell statement defines which cell type is assumed to
  drive the primary inputs and the set_load statement sets the load in
  femtofarads for each primary output.

-D <picoseconds>
  set delay target. The string {D} in the default scripts above is
  replaced by this option when used, and an empty string otherwise.
  this also replaces 'dretme' with 'dretme; retime -o {D}' in the
  default scripts above.

-I <num>
  maximum number of SOP inputs.
  (replaces {I} in the default scripts above)

-P <num>
  maximum number of SOP products.
  (replaces {P} in the default scripts above)

-S <num>
  maximum number of LUT inputs shared.
  (replaces {S} in the default scripts above, default: -S 1)

-lut <width>
  generate netlist using luts of (max) the specified width.

-lut <w1>:<w2>
  generate netlist using luts of (max) the specified width <w2>. All
  luts with width <= <w1> have constant cost. for luts larger than <w1>
the area cost doubles with each additional input bit. the delay cost
is still constant for all lut widths.

-luts <cost1>,<cost2>,<cost3>,<sizeN>:<cost4-N>,..
generate netlist using luts. Use the specified costs for luts with 1,
2, 3, .. inputs.

-sop
map to sum-of-product cells and inverters

-g type1,type2,...
Map to the specified list of gate types. Supported gates types are:
   AND, NAND, OR, NOR, XOR, XNOR, ANDNOT, ORNOT, MUX,
   NMUX, AOI3, OAI3, AOI4, OAI4.
(The NOT gate is always added to this list automatically.)

The following aliases can be used to reference common sets of gate
types:
   simple: AND OR XOR MUX
   cmos2: NAND NOR
   cmos3: NAND NOR AOI3 OAI3
   cmos4: NAND NOR AOI3 OAI3 AOI4 OAI4
   cmos: NAND NOR AOI3 OAI3 AOI4 OAI4 NMUX MUX XOR XNOR
   gates: AND NAND OR NOR XOR XNOR ANDNOT ORNOT
   aig: AND NAND OR NOR ANDNOT ORNOT

The alias 'all' represent the full set of all gate types.

Prefix a gate type with a '-' to remove it from the list. For example
the arguments 'AND,OR,XOR' and 'simple,-MUX' are equivalent.

The default is 'all,-NMUX,-AOI3,-OAI3,-AOI4,-OAI4'.

-dff
also pass $_DFF_?_ and $_DFFE_??_ cells through ABC. modules with many
clock domains are automatically partitioned in clock domains and each
domain is passed through ABC independently.

-clk [!]<clock-signal-name>[],[!]<enable-signal-name>]
use only the specified clock domain. this is like -dff, but only FF
cells that belong to the specified clock domain are used.

-keepff
set the "keep" attribute on flip-flop output wires. (and thus preserve
them, for example for equivalence checking.)

-nocleanup
when this option is used, the temporary files created by this pass
are not removed. this is useful for debugging.

-showtmp
print the temp dir name in log. usually this is suppressed so that the
command output is identical across runs.

-markgroups
set a 'abcgroup' attribute on all objects created by ABC. The value of this attribute is a unique integer for each ABC process started. This is useful for debugging the partitioning of clock domains.

dress
run the 'dress' command after all other ABC commands. This aims to preserve naming by an equivalence check between the original and post-ABC netlists (experimental).

When no target cell library is specified the Yosys standard cell library is loaded into ABC before the ABC script is executed.

Note that this is a logic optimization pass within Yosys that is calling ABC internally. This is not going to "run ABC on your design". It will instead run ABC on logic snippets extracted from your design. You will not get any useful output when passing an ABC script that writes a file. Instead write your full design as BLIF file with write_blif and then load that into ABC externally if you want to use ABC to convert your design into another format.


6.4.3 abc9 - use ABC9 for technology mapping

abc9 [options] [selection]

This script pass performs a sequence of commands to facilitate the use of the ABC tool [1] for technology mapping of the current design to a target FPGA architecture. Only fully-selected modules are supported.

-run <from_label>:<to_label>
only run the commands between the labels (see below). an empty from label is synonymous to 'begin', and empty to label is synonymous to the end of the command list.

-exe <command>
use the specified command instead of "<yosys-bindir>/yosys-abc" to execute ABC. This can e.g. be used to call a specific version of ABC or a wrapper.

-script <file>
use the specified ABC script file instead of the default script.

if <file> starts with a plus sign (+), then the rest of the filename string is interpreted as the command string to be passed to ABC. The leading plus sign is removed and all commas (,) in the string are replaced with blanks before the string is passed to ABC.

if no -script parameter is given, the following scripts are used:
&scorr; &sweep; &dc2; &dch -f; &ps; &if {C} {W} {D} {R} -v; &kmfs

-`fast`
  use different default scripts that are slightly faster (at the cost of output quality):
    &if {C} {W} {D} {R} -v

-D `<picoseconds>`
  set delay target. the string {D} in the default scripts above is replaced by this option when used, and an empty string otherwise (indicating best possible delay).

-lut `<width>`
  generate netlist using luts of (max) the specified width.

-lut `<w1>:<w2>`
  generate netlist using luts of (max) the specified width `<w2>`. All luts with width `<w1>` have constant cost. for luts larger than `<w1>`, the area cost doubles with each additional input bit. the delay cost is still constant for all lut widths.

-lut `<file>`
  pass this file with lut library to ABC.

-luts `<cost1>,<cost2>,<cost3>,<sizeN>:<cost4-N>,..`
  generate netlist using luts. Use the specified costs for luts with 1, 2, 3, .. inputs.

-maxlut `<width>`
  when auto-generating the lut library, discard all luts equal to or greater than this size (applicable when neither -lut nor -luts is specified).

-dff
  also pass $_DFF_[NP]_ cells through to ABC. modules with many clock domains are supported and automatically partitioned by ABC.

-nocleanup
  when this option is used, the temporary files created by this pass are not removed. this is useful for debugging.

-showtmp
  print the temp dir name in log. usually this is suppressed so that the command output is identical across runs.

-box `<file>`
  pass this file with box library to ABC.

Note that this is a logic optimization pass within Yosys that is calling ABC internally. This is not going to "run ABC on your design". It will instead run ABC on logic snippets extracted from your design. You will not get any useful output when passing an ABC script that writes a file. Instead write your full
design as an XAIGER file with `write_xaiger' and then load that into ABC externally if you want to use ABC to convert your design into another format.


check:
  abc9_ops -check [-dff] (option if -dff)

map:
  abc9_ops -prep_hier [-dff] (option if -dff)
  scc -specify -set_attr abc9_scc_id {}
  abc9_ops -prep_bypass [-prepdff] (option if -dff)
  design -stash $abc9
  design -load $abc9_map
  proc
  wbflip
  techmap -wb -map %$abc9 -map +/techmap.v A:abc9_flop
  opt -nodffe -nosdff
  abc9_ops -prep_dff_submod
    (only if -dff)
  setattr -set submod "$abc9_flop" t:$_DFF_?- %ci* %co* t:$_DFF_?- %d
    (only if -dff)
  submod
    (only if -dff)
  setattr -mod -set whitebox 1 -set abc9_flop 1 -set abc9_box 1 *$_abc9_flop
    (only if -dff)
  foreach module in design
    rename <module-name>$_abc9_flop _TECHMAP_REPLACE_
    (only if -dff)
  abc9_ops -prep_dff_unmap
    (only if -dff)
  design -copy-to $abc9 =*$_abc9_flop
    (only if -dff)
  delete =*$_abc9_flop
    (only if -dff)
  techmap -wb -max_iter 1 -map %$abc9_map -map +/abc9_map.v [-D DFF] (option if -dff)
  design -delete $abc9_map

pre:
  read_verilog -icells -lib -specify +/abc9_model.v
  abc9_ops -break_scc -prep_delays -prep_xaiger [-dff] (option for -dff)
  abc9_ops -prep_lut <maxlut> (skip if -lut or -luts)
  abc9_ops -prep_box (skip if -box)
  design -stash $abc9
  design -load $abc9_holes
  techmap -wb -map %$abc9 -map +/techmap.v
  opt -purge

(continues on next page)
6.4.4 abc9_exe - use ABC9 for technology mapping

abc9_exe [options]

This pass uses the ABC tool [1] for technology mapping of the top module (according to the (* top *) attribute or if only one module is currently selected) to a target FPGA architecture.

-exe <command>

use the specified command instead of "<yosys-bindir>/yosys-abc" to execute ABC. This can e.g. be used to call a specific version of ABC or a wrapper.

-script <file>

use the specified ABC script file instead of the default script.

if <file> starts with a plus sign (+), then the rest of the filename string is interpreted as the command string to be passed to ABC. The leading plus sign is removed and all commas (,) in the string are replaced with blanks before the string is passed to ABC.

if no -script parameter is given, the following scripts are used:

&scorr; &sweep; &dc2; &dch -f; &ps; &if {C} {W} {D} {R} -v; &mfs

-fast

use different default scripts that are slightly faster (at the cost
of output quality):
   &if {C} {W} {D} {R} -v

-D <picoseconds>
   set delay target. the string {D} in the default scripts above is
   replaced by this option when used, and an empty string otherwise
   (indicating best possible delay).

-lut <width>
   generate netlist using luts of (max) the specified width.

-lut <w1>:<w2>
   generate netlist using luts of (max) the specified width <w2>. All
   luts with width <= <w1> have constant cost. for luts larger than <w1>
   the area cost doubles with each additional input bit. the delay cost
   is still constant for all lut widths.

-lut <file>
   pass this file with lut library to ABC.

-luts <cost1>,<cost2>,<cost3>,<sizeN>:<cost4-N>,..
   generate netlist using luts. Use the specified costs for luts with 1,
   2, 3, .. inputs.

-showtmp
   print the temp dir name in log. usually this is suppressed so that the
   command output is identical across runs.

-box <file>
   pass this file with box library to ABC.

-cwd <dir>
   use this as the current working directory, inside which the 'input.xaig'
   file is expected. temporary files will be created in this directory, and
   the mapped result will be written to 'output.aig'.

Note that this is a logic optimization pass within Yosys that is calling ABC
internally. This is not going to "run ABC on your design". It will instead run
ABC on logic snippets extracted from your design. You will not get any useful
output when passing an ABC script that writes a file. Instead write your full
design as BLIF file with write_blif and then load that into ABC externally if
you want to use ABC to convert your design into another format.

6.4.5 abc9_ops - helper functions for ABC9

```
abc9_ops [options] [selection]
```

This pass contains a set of supporting operations for use during ABC technology mapping, and is expected to be called in conjunction with other operations from the `abc9` script pass. Only fully-selected modules are supported.

- **-check**
  
  check that the design is valid, e.g. (* abc9_box_id *) values are unique, (* abc9_carry *) is only given for one input/output port, etc.

- **-prep_hier**
  
  derive all used (* abc9_box *) or (* abc9_flop *) (if -dff option) whitebox modules. with (* abc9_flop *) modules, only those containing $dff/$_DFF_[NP]_ cells with zero initial state -- due to an ABC limitation -- will be derived.

- **-prep_bypass**
  
  create techmap rules in the `$abc9_map` and `$abc9_unmap` designs for bypassing sequential (* abc9_box *) modules using a combinatorial box (named *$_abc9_byp*). bypassing is necessary if sequential elements (e.g. $dff, $mem, etc.) are discovered inside so that any combinatorial paths will be correctly captured. this bypass box will only contain ports that are referenced by a simple path declaration ($specify2 cell) inside a specify block.

- **-prep_dff**
  
  select all (* abc9_flop *) modules instantiated in the design and store in the named selection `$abc9_flops`.

- **-prep_dff_submod**
  
  within (* abc9_flop *) modules, rewrite all edge-sensitive path declarations and $setup() timing checks ($specify3 and $specrule cells) that share a 'DST' port with the $_DFF_[NP]_.Q port from this 'Q' port to the DFF's 'D' port. this is to prepare such specify cells to be moved into the flop box.

- **-prep_dff_unmap**
  
  populate the `$abc9_unmap` design with techmap rules for mapping *$_abc9_flop cells back into their derived cell types (where the rules created by -prep_hier will then map back to the original cell with parameters).

- **-prep_delays**
  
  insert `_ABC9_DELAY` blackbox cells into the design to account for certain required times.

- **-break_scc**
  
  for an arbitrarily chosen cell in each unique SCC of each selected module (tagged with an (* abc9_scc_id = <int> *) attribute) interrupt all wires driven by this cell's outputs with a temporary $__ABC9_SCC_BREAKER cell to break the SCC.

(continues on next page)
-prep_xaiger
prepare the design for XAIGER output. This includes computing the
topological ordering of ABC9 boxes, as well as preparing the
'abc9_holes' design that contains the logic behaviour of ABC9
whiteboxes.

diff
consider flop cells (those instantiating modules marked with
(* abc9_flop *)) during -prep_{delays,xaiger,box}.

-prep_lut <maxlut>
pre-compute the lut library by analysing all modules marked with
(* abc9_lut=<area> *).

-write_lut <dst>
write the pre-computed lut library to <dst>.

-prep_box
pre-compute the box library by analysing all modules marked with
(* abc9_box *).

-write_box <dst>
write the pre-computed box library to <dst>.

-reintegrate
for each selected module, re-integrate the module '<module-name>$abc9'
by first recovering ABC9 boxes, and then stitching in the remaining
primary inputs and outputs.

6.4.6 add - add objects to the design

add <command> [selection]
This command adds objects to the design. It operates on all fully selected
modules. So e.g. 'add -wire foo' will add a wire foo to all selected modules.

    add {-wire|-input|-inout|-output} <name> <width> [selection]
Add a wire (input, inout, output port) with the given name and width. The
command will fail if the object exists already and has different properties
than the object to be created.

    add -global_input <name> <width> [selection]
Like 'add -input', but also connect the signal between instances of the
selected modules.
add {-assert|-assume|-live|-fair|-cover} <name1> [-if <name2>]

Add an $assert, $assume, etc. cell connected to a wire named name1, with its enable signal optionally connected to a wire named name2 (default: 1'b1).

add -mod <name[s]>

Add module[s] with the specified name[s].

### 6.4.7 aigmap - map logic to and-inverter-graph circuit

```
aigmap [options] [selection]
```

Replace all logic cells with circuits made of only \_AND\_ and \_NOT\_ cells.

-\_nand
  Enable creation of \_NAND\_ cells

-\_select
  Overwrite replaced cells in the current selection with new \_AND\_, \_NOT\_, and \_NAND\_, cells

### 6.4.8 alumacc - extract ALU and MACC cells

```
alumacc [selection]
```

This pass translates arithmetic operations like $add, $mul, $lt, etc. to $alu and $macc cells.
6.4.9 anlogic_eqn - Anlogic: Calculate equations for luts

```
anlogic_eqn [selection]
```
Calculate equations for luts since bitstream generator depends on it.

6.4.10 anlogic_fixcarry - Anlogic: fix carry chain

```
anlogic_fixcarry [options] [selection]
```
Add Anlogic adders to fix carry chain if needed.

6.4.11 assertpmux - adds asserts for parallel muxes

```
assertpmux [options] [selection]
```
This command adds asserts to the design that assert that all parallel muxes
($pmux cells) have a maximum of one of their inputs enable at any time.

- `--noinit`
  do not enforce the pmux condition during the init state

- `--always`
  usually the $pmux condition is only checked when the $pmux output
  is used by the mux tree it drives. this option will deactivate this
  additional constraint and check the $pmux condition always.

6.4.12 async2sync - convert async FF inputs to sync circuits

```
async2sync [options] [selection]
```
This command replaces async FF inputs with sync circuits emulating the same
behavior for when the async signals are actually synchronized to the clock.

This pass assumes negative hold time for the async FF inputs. For example when
a reset deasserts with the clock edge, then the FF output will still drive the
reset value in the next cycle regardless of the data-in value at the time of
the clock edge.

- `--nolower`
  Do not automatically run 'chformal -lower' to lower $check cells.
6.4.13 attrmap - renaming attributes

attrmap [options] [selection]

This command renames attributes and/or maps key/value pairs to other key/value pairs.

-tocase <name>
Match attribute names case-insensitively and set it to the specified name.

-rename <old_name> <new_name>
Rename attributes as specified

-map <old_name>=<old_value> <new_name>=<new_value>
Map key/value pairs as indicated.

-imap <old_name>=<old_value> <new_name>=<new_value>
Like -map, but use case-insensitive match for <old_value> when it is a string value.

-remove <name>=<value>
Remove attributes matching this pattern.

-modattr
Operate on module attributes instead of attributes on wires and cells.

For example, mapping Xilinx-style "keep" attributes to Yosys-style:

```bash
attrmap -tocase keep -imap keep="true" keep=1 \
         -imap keep="false" keep=0 -remove keep=0
```

6.4.14 attrmvcp - move or copy attributes from wires to driving cells

attrmvcp [options] [selection]

Move or copy attributes on wires to the cells driving them.

-copy
By default, attributes are moved. This will only add the attribute to the cell, without removing it from the wire.

-purge
If no selected cell consumes the attribute, then it is left on the wire by default. This option will cause the attribute to be removed from the wire, even if no selected cell takes it.

-driven
By default, attributes are moved to the cell driving the (continues on next page)
wire. With this option set it will be moved to the cell driven by the wire instead.

-attr <attrname>
  Move or copy this attribute. This option can be used multiple times.

6.4.15 autoname - automatically assign names to objects

  autoname [selection]

  Assign auto-generated public names to objects with private names (the ones with $-prefix).

6.4.16 blackbox - convert modules into blackbox modules

  blackbox [options] [selection]

  Convert modules into blackbox modules (remove contents and set the blackbox module attribute).

6.4.17 bmuxmap - transform $bmux cells to trees of $mux cells

  bmuxmap [selection]

  This pass transforms $bmux cells to trees of $mux cells.

    -pmux
      transform to $pmux instead of $mux cells.

6.4.18 booth - map $mul cells to Booth multipliers

  booth [selection]

  This pass replaces multiplier cells with a radix-4 Booth-encoded implementation. It operates on $mul cells whose width of operands is at least 4x4 and whose width of result is at least 8.

    -lowpower
      use an alternative low-power architecture for the generated multiplier (signed multipliers only)
6.4.19 box_derive - derive box modules

box_derive [-base <base_module>] [-naming_attr <attr>] [selection]

As part of the assembly of the design hierarchy done by the 'hierarchy' command, specializations of parametric modules are derived on demand: for each choice of parameter values appearing in the design, a copy of the parametric module is derived which is specialized to that choice.

This derivation process ignores blackboxes and whiteboxes (boxes). To supplement, this 'box_derive' command can be used to request the derivation of modules based on box instances appearing in the design, which is desirable in certain use cases. Only the selected cells are considered as the instances that steer the derivation process.

- base <base_module>
  instead of deriving the module that directly corresponds to each box instance, derive a specialization of <base_module> (this option applies to all selected box cells)

- naming_attr <attr>
  once a specialization is derived, use the value of the module attribute <attr> for a name which should be used for the derived module (this replaces the internal Yosys naming scheme in which the names of derived modules start with '$paramod$')

6.4.20 bugpoint - minimize testcases

bugpoint [options] [-script <filename> | -command "<command>"

This command minimizes the current design that is known to crash Yosys with the given script into a smaller testcase. It does this by removing an arbitrary part of the design and recursively invokes a new Yosys process with this modified design and the same script, repeating these steps while it can find a smaller design that still causes a crash. Once this command finishes, it replaces the current design with the smallest testcase it was able to produce.

In order to save the reduced testcase you must write this out to a file with another command after `bugpoint` like `write_rtlil` or `write_verilog`.

- script <filename> | -command "<command>"
  use this script file or command to crash Yosys. required.

- yosys <filename>
  use this Yosys binary. if not specified, `yosys` is used.

- grep "<string>"
  only consider crashes that place this string in the log file.

- fast
  run `proc_clean; clean -purge` after each minimization step. converges faster, but produces larger testcases, and may fail to produce any
testcase at all if the crash is related to dangling wires.

- clean
  run `proc_clean; clean -purge` before checking testcase and after
  finishing. produces smaller and more useful testcases, but may fail to
  produce any testcase at all if the crash is related to dangling wires.

It is possible to constrain which parts of the design will be considered for
removal. Unless one or more of the following options are specified, all parts
will be considered.

- modules
  try to remove modules. modules with a (* bugpoint_keep *) attribute
  will be skipped.

- ports
  try to remove module ports. ports with a (* bugpoint_keep *) attribute
  will be skipped (useful for clocks, resets, etc.)

- cells
  try to remove cells. cells with a (* bugpoint_keep *) attribute will
  be skipped.

- connections
  try to reconnect ports to 'x.

- processes
  try to remove processes. processes with a (* bugpoint_keep *) attribute
  will be skipped.

- assigns
  try to remove process assigns from cases.

- updates
  try to remove process updates from syncs.

- runner "<prefix>"
  child process wrapping command, e.g., "timeout 30", or valgrind.

6.4.21 bwmuxmap - replace $bwmux cells with equivalent logic

bwmuxmap [options] [selection]

This pass replaces $bwmux cells with equivalent logic
6.4.22 cd - a shortcut for ‘select -module <name>’

```bash
cd <modname>
This is just a shortcut for 'select -module <modname>'.

cd <cellname>
When no module with the specified name is found, but there is a cell with the specified name in the current module, then this is equivalent to 'cd <celltype>'.

cd ..
Remove trailing substrings that start with '.' in current module name until the name of a module in the current design is generated, then switch to that module. Otherwise clear the current selection.

cd
This is just a shortcut for 'select -clear'.
```

6.4.23 cellmatch - match cells to their targets in cell library

```bash
cellmatch -lib <design> [module selection]
This pass identifies functionally equivalent counterparts between each of the selected modules and a module from the secondary design <design>. For every such correspondence found, a techmap rule is generated for mapping instances of the former to instances of the latter. This techmap rule is saved in yet another design called '$cellmatch', which is created if non-existent.

This pass restricts itself to combinational modules. Modules are functionally equivalent as long as their truth tables are identical up to a permutation of inputs and outputs. The supported number of inputs is limited to 6.
```

6.4.24 check - check for obvious problems in the design

```bash
check [options] [selection]
This pass identifies the following problems in the current design:

- combinatorial loops
- two or more conflicting drivers for one wire
- used wires that do not have a driver
```

(continues on next page)
Options:

- **-noinit**
  also check for wires which have the 'init' attribute set

- **-initdrv**
  also check for wires that have the 'init' attribute set and are not
driven by an FF cell type

- **-mapped**
  also check for internal cells that have not been mapped to cells of the
target architecture

- **-allow-tbuf**
  modify the -mapped behavior to still allow $_TBUF_ cells

- **-assert**
  produce a runtime error if any problems are found in the current design

### 6.4.25 chformal - change formal constraints of the design

chformal [types] [mode] [options] [selection]

Make changes to the formal constraints of the design. The [types] options
the type of constraint to operate on. If none of the following options are
given, the command will operate on all constraint types:

- **-assert** $assert cells, representing assert(...) constraints
- **-assume** $assume cells, representing assume(...) constraints
- **-live** $live cells, representing assert(s_eventually ...)
- **-fair** $fair cells, representing assume(s_eventually ...)
- **-cover** $cover cells, representing cover() statements

Additionally chformal will operate on $check cells corresponding to the
selected constraint types.

Exactly one of the following modes must be specified:

- **-remove**
  remove the cells and thus constraints from the design

- **-early**
  bypass FFs that only delay the activation of a constraint. When inputs
  of the bypassed FFs do not remain stable between clock edges, this may
  result in unexpected behavior.

- **-delay <N>**
  delay activation of the constraint by <N> clock cycles

- **-skip <N>**

(continues on next page)
ignore activation of the constraint in the first \(<N>\) clock cycles

-\(\texttt{-coverenable}\)
  add cover statements for the enable signals of the constraints

Note: For the Verific frontend it is currently not guaranteed that a reachable SVA statement corresponds to an active enable signal.

-\(\texttt{-assert2assume}\)
-\(\texttt{-assume2assert}\)
-\(\texttt{-live2fair}\)
-\(\texttt{-fair2live}\)
  change the roles of cells as indicated. these options can be combined

-\(\texttt{-lower}\)
  convert each \$check cell into an \$assert, \$assume, \$live, \$fair or \$cover cell. If the \$check cell contains a message, also produce a \$print cell.

6.4.26 \texttt{chparam} - re-evaluate modules with new parameters

\texttt{chparam \ [-set name value]... [selection]}

Re-evaluate the selected modules with new parameters. String values must be passed in double quotes (").

\texttt{chparam -list [selection]}

List the available parameters of the selected modules.

6.4.27 \texttt{chtype} - change type of cells in the design

\texttt{chtype [options] [selection]}

Change the types of cells in the design.

-\(\texttt{-set <type>}\)
  set the cell type to the given type

-\(\texttt{-map <old_type> <new_type>}\)
  change cells types that match \<old_type> to \<new_type>
6.4.28 clean - remove unused cells and wires

```
clean [options] [selection]
```

This is identical to 'opt_clean', but less verbose.

When commands are separated using the ';;' token, this command will be executed between the commands.

When commands are separated using the ';;;;;' token, this command will be executed in -purge mode between the commands.

6.4.29 clean_zerowidth - clean zero-width connections from the design

```
clean_zerowidth [selection]
```

Fixes the selected cells and processes to contain no zero-width connections. Depending on the cell type, this may be implemented by removing the connection, widening it to 1-bit, or removing the cell altogether.

6.4.30 clk2fflogic - convert clocked FFs to generic $ff cells

```
clk2fflogic [options] [selection]
```

This command replaces clocked flip-flops with generic $ff cells that use the implicit global clock. This is useful for formal verification of designs with multiple clocks.

This pass assumes negative hold time for the async FF inputs. For example when a reset deasserts with the clock edge, then the FF output will still drive the reset value in the next cycle regardless of the data-in value at the time of the clock edge.

- -nolower
  Do not automatically run 'chformal -lower' to lower $check cells.

6.4.31 clkbufmap - insert clock buffers on clock networks

```
clkbufmap [options] [selection]
```

Inserts clock buffers between nets connected to clock inputs and their drivers.

In the absence of any selection, all wires without the 'clkbuf_inhibit' attribute will be considered for clock buffer insertion.
Alternatively, to consider all wires without the 'buffer_type' attribute set to 'none' or 'bufr' one would specify:
  'w:* a:buffer_type=none a:buffer_type=bufr %u %d'
as the selection.
-buf <celltype> <portname_out>:<portname_in>
   Specifies the cell type to use for the clock buffers and its port names. The first port will be connected to the clock network sinks, and the second will be connected to the actual clock source.

-inpad <celltype> <portname_out>:<portname_in>
   If specified, a PAD cell of the given type is inserted on clock nets that are also top module's inputs (in addition to the clock buffer, if any).

At least one of -buf or -inpad should be specified.

### 6.4.32 connect - create or remove connections

    connect [-nomap] [-nounset] -set <lhs-expr> <rhs-expr> [selection]

Create a connection. This is equivalent to adding the statement 'assign <lhs-expr> = <rhs-expr>;' to the Verilog input. Per default, all existing drivers for <lhs-expr> are unconnected. This can be overwritten by using the -nounset option.

    connect [-nomap] -unset <expr> [selection]

Unconnect all existing drivers for the specified expression.

    connect [-nomap] [-assert] -port <cell> <port> <expr> [selection]

Connect the specified cell port to the specified cell port.

Per default signal alias names are resolved and all signal names are mapped the the signal name of the primary driver. Using the -nomap option deactivates this behavior.

The connect command operates in one module only. Either only one module must be selected or an active module must be set using the 'cd' command.

The -assert option verifies that the connection already exists, instead of making it.

This command does not operate on module with processes.
### 6.4.33 connect_rpc - connect to RPC frontend

```
connect_rpc -exec <command> [args...]  
connect_rpc -path <path>
```

Load modules using an out-of-process frontend.

- **exec <command> [args...]**
  - run <command> with arguments [args...]. send requests on stdin, read responses from stdout.

- **path <path>**
  - connect to Unix domain socket at <path>. (Unix)
  - connect to bidirectional byte-type named pipe at <path>. (Windows)

A simple JSON-based, newline-delimited protocol is used for communicating with the frontend. Yosys requests data from the frontend by sending exactly 1 line of JSON. Frontend responds with data or error message by replying with exactly 1 line of JSON as well.

```
-> {"method": "modules"}
<- {"modules": ["<module-name>", ...]}
<- {"error": "<error-message>"}
```

- Request for the list of modules that can be derived by this frontend. the 'hierarchy' command will call back into this frontend if a cell with type <module-name> is instantiated in the design.

```
-> {"method": "derive", "module": "<module-name>", "parameters": {  
  "<param-name>": {"type": "[unsigned|signed|string|real]",  
  "value": "<param-value>", ...}}
<- {"frontend": ["rtlil|verilog|..."], "source": "<source>"}}
<- {"error": "<error-message>"}
```

- Request for the module <module-name> to be derived for a specific set of parameters. <param-name> starts with \ for named parameters, and with $ for unnamed parameters, which are numbered starting at 1. <param-value> for integer parameters is always specified as a binary string of unlimited precision. the <source> returned by the frontend is hygienically parsed by a built-in Yosys <frontend>, allowing the RPC frontend to return any convenient representation of the module. the derived module is cached, so the response should be the same whenever the same set of parameters is provided.

### 6.4.34 connwrappers - match width of input-output port pairs

```
connwrappers [options] [selection]
```

Wrappers are used in coarse-grain synthesis to wrap cells with smaller ports in wrapper cells with a (larger) constant port size. i.e. the upper bits of the wrapper output are signed/unsigned bit extended. This command uses this knowledge to rewire the inputs of the driven cells to match the output of the driving cell.

(continues on next page)
The options -signed, -unsigned, and -port can be specified multiple times.

6.4.35 coolrunner2_fixup - insert necessary buffer cells for CoolRunner-II architecture

```
coolrunner2_fixup [options] [selection]
```
Insert necessary buffer cells for CoolRunner-II architecture.

6.4.36 coolrunner2_sop - break $sop cells into ANDTERM/ORTERM cells

```
coolrunner2_sop [options] [selection]
```
Break $sop cells into ANDTERM/ORTERM cells.

6.4.37 copy - copy modules in the design

```
copy old_name new_name
```
Copy the specified module. Note that selection patterns are not supported by this command.

6.4.38 cover - print code coverage counters

```
cover [options] [pattern]
```
Print the code coverage counters collected using the cover() macro in the Yosys C++ code. This is useful to figure out what parts of Yosys are utilized by a test bench.

```
-q
Do not print output to the normal destination (console and/or log file)

-o file
Write output to this file, truncate if exists.

-a file
Write output to this file, append if exists.
```
-d dir
   Write output to a newly created file in the specified directory.
   
When one or more pattern (shell wildcards) are specified, then only counters matching at least one pattern are printed.

It is also possible to instruct Yosys to print the coverage counters on program exit to a file using environment variables:

   YOSYS_COVER_DIR="{dir-name}" yosys {args}
   
   This will create a file (with an auto-generated name) in this directory and write the coverage counters to it.

   YOSYS_COVER_FILE="{file-name}" yosys {args}
   
   This will append the coverage counters to the specified file.

Hint: Use the following AWK command to consolidate Yosys coverage files:

   gawk '{ p[$3] = $1; c[$3] += $2; } END { for (i in p)
          printf "%-60s %10d %s\n", p[i], c[i], i; }' {files} | sort -k3

Coverage counters are only available in Yosys for Linux.

### 6.4.39 cutpoint - adds formal cut points to the design

    cutpoint [options] [selection]

This command adds formal cut points to the design.

   - undef
      set cupoint nets to undef (x). the default behavior is to create a $anyseq cell and drive the cutpoint net from that

### 6.4.40 debug - run command with debug log messages enabled

    debug cmd

Execute the specified command with debug log messages enabled
6.4.41 delete - delete objects in the design

```
delete [selection]
```
Deletes the selected objects. This will also remove entire modules, if the whole module is selected.

```
delete {-input|-output|-port} [selection]
```
Does not delete any object but removes the input and/or output flag on the selected wires, thus 'deleting' module ports.

6.4.42 deminout - demote inout ports to input or output

```
deminout [options] [selection]
```
"Demote" inout ports to input or output ports, if possible.

6.4.43 demuxmap - transform $demux cells to $eq + $mux cells

```
demuxmap [selection]
```
This pass transforms $demux cells to a bunch of equality comparisons.

6.4.44 design - save, restore and reset current design

```
design -reset
```
Clear the current design.

```
design -save <name>
```
Save the current design under the given name.

```
design -stash <name>
```
Save the current design under the given name and then clear the current design.

```
design -push
```
Push the current design to the stack and then clear the current design.

```
design -push-copy
```
(continues on next page)
Push the current design to the stack without clearing the current design.

```
design -pop
```

Reset the current design and pop the last design from the stack.

```
design -load <name>
```

Reset the current design and load the design previously saved under the given name.

```
design -copy-from <name> [-as <new_mod_name>] <selection>
```

Copy modules from the specified design into the current one. The selection is evaluated in the other design.

```
design -copy-to <name> [-as <new_mod_name>] [selection]
```

Copy modules from the current design into the specified one.

```
design -import <name> [-as <new_top_name>] [selection]
```

Import the specified design into the current design. The source design must either have a selected top module or the selection must contain exactly one module that is then used as top module for this command.

```
design -reset-vlog
```

The Verilog front-end remembers defined macros and top-level declarations between calls to 'read_verilog'. This command resets this memory.

```
design -delete <name>
```

Delete the design previously saved under the given name.
6.4.45 dffinit - set INIT param on FF cells

```markdown
dffinit [options] [selection]
```
This pass sets an FF cell parameter to the the initial value of the net it drives. (This is primarily used in FPGA flows.)

- `ff <cell_name> <output_port> <init_param>`
  operate on the specified cell type. this option can be used multiple times.

- `highlow`
  use the string values "high" and "low" to represent a single-bit initial value of 1 or 0. (multi-bit values are not supported in this mode.)

- `strinit <string for high> <string for low>`
  use string values in the command line to represent a single-bit initial value of 1 or 0. (multi-bit values are not supported in this mode.)

- `noreinit`
  fail if the FF cell has already a defined initial value set in other passes and the initial value of the net it drives is not equal to the already defined initial value.

6.4.46 dfflegalize - convert FFs to types supported by the target

```markdown
dfflegalize [options] [selection]
```
Converts FFs to types supported by the target.

- `cell <cell_type_pattern> <init_values>`
  specifies a supported group of FF cells. `<cell_type_pattern>` is a yosys internal fine cell name, where ? characters can be as a wildcard matching any character. `<init_values>` specifies which initialization values these FF cells can support, and can be one of:

  - x (no init value supported)
  - 0
  - 1
  - r (init value has to match reset value, only for some FF types)
  - 01 (both 0 and 1 supported).

- `mince <num>`
  specifies a minimum number of FFs that should be using any given clock enable signal. If a clock enable signal doesn't meet this threshold, it is unmapped into soft logic.

- `minsrst <num>`

(continues on next page)
specifies a minimum number of FFs that should be using any given sync set/reset signal. If a sync set/reset signal doesn't meet this threshold, it is unmapped into soft logic.

The following cells are supported by this pass (ie. will be ingested, and can be specified as allowed targets):

- \$_DFF_[NP]_ 
- \$_DFFE_[NP][NP]_ 
- \$_DFF_[NP][NP][01]_ 
- \$_DFFE_[NP][NP][01][NP]_ 
- \$_ALDFF_[NP]_ 
- \$_ALDFFE_[NP][NP]_ 
- \$_ALDFFE_[NP][NP][NP]_ 
- \$_DFFSR_[NP][NP][NP]_ 
- \$_DFFSRE_[NP][NP][NP][NP]_ 
- \$_SDFF_[NP][NP][01]_ 
- \$_SDFFE_[NP][NP][01][NP]_ 
- \$_SDFFCE_[NP][NP][01][NP]_ 
- \$_SR_[NP][NP]_ 
- \$_DLATCH_[NP]_ 
- \$_DLATCH_[NP][NP][01]_ 
- \$_DLATCHSR_[NP][NP][NP]_ 

The following transformations are performed by this pass:

- Upconversion from a less capable cell to a more capable cell, if the less capable cell is not supported (eg. dff -> dffe, or adff -> dffsr)
- Unmapping FFs with clock enable (due to unsupported cell type or -mince)
- Unmapping FFs with sync reset (due to unsupported cell type or -minsrst)
- Adding inverters on the control pins (due to unsupported polarity)
- Adding inverters on the D and Q pins and inverting the init/reset values (due to unsupported init or reset value)
- Converting SR into DLATCH (by tying D to 1 and using E as set input)
- Emulating unsupported DFFSR cell by DFF + DFFE + SR + mux
- Emulating unsupported DLATCHSR cell by DLATCH + DLATCH + SR + mux
- Emulating DFFE when the (reset, init) value combination is unsupported by DFF + DFFE + DLATCH + mux
- Emulating DLATCH when the (reset, init) value combination is unsupported by DLATCH + DLATCH + DLATCH + mux

If the pass is unable to realize a given cell type (eg. DFFE when only plain DFF is available), an error is raised.
6.4.47 dfflibmap - technology mapping of flip-flops

```
dfflibmap [-prepare] [-map-only] [-info] [-dont_use <cell_name>] -liberty <file> [selection]
```

Map internal flip-flop cells to the flip-flop cells in the technology library specified in the given liberty file.

This pass may add inverters as needed. Therefore it is recommended to first run this pass and then map the logic paths to the target technology.

When called with -prepare, this command will convert the internal FF cells to the internal cell types that best match the cells found in the given liberty file, but won't actually map them to the target cells.

When called with -map-only, this command will only map internal cell types that are already of exactly the right type to match the target cells, leaving remaining internal cells untouched.

When called with -info, this command will only print the target cell list, along with their associated internal cell types, and the arguments that would be passed to the dfflegalize pass. The design will not be changed.

When called with -dont_use, this command will not map to the specified cell name as an alternative to setting the dont_use property in the Liberty file. This argument can be called multiple times with different cell names. This argument also supports simple glob patterns in the cell name.

6.4.48 dffunmap - unmap clock enable and synchronous reset from FFs

```
dffunmap [options] [selection]
```

This pass transforms FF types with clock enable and/or synchronous reset into their base type (with neither clock enable nor sync reset) by emulating the clock enable and synchronous reset with multiplexers on the cell input.

```
-ce-only
  unmap only clock enables, leave synchronous resets alone.

-srst-only
  unmap only synchronous resets, leave clock enables alone.
```
6.4.49 dft_tag - create tagging logic for data flow tracking

dft_tag [options] [selection]

This pass... TODO

- overwrite-only
  Only process $overwrite_tag and $original_tag cells.
- tag-public
  For each public wire that may carry tagged data, create a new public
  wire (named <wirename>:<tagname>) that carries the tag bits. Note
  that without this, tagging logic will only be emitted as required
  for uses of $get_tag.

6.4.50 dump - print parts of the design in RTLIL format

dump [options] [selection]

Write the selected parts of the design to the console or specified file in
RTLIL format.

- m
  also dump the module headers, even if only parts of a single
  module is selected
- n
  only dump the module headers if the entire module is selected
- o <filename>
  write to the specified file.
- a <filename>
  like -outfile but append instead of overwrite

6.4.51 echo - turning echoing back of commands on and off

echo on

Print all commands to log before executing them.

echo off

Do not print all commands to log before executing them. (default)
6.4.52 edgetypes - list all types of edges in selection

edgetypes [options] [selection]

This command lists all unique types of 'edges' found in the selection. An 'edge' is a 4-tuple of source and sink cell type and port name.

6.4.53 efinix_fixcarry - Efinix: fix carry chain

efinix_fixcarry [options] [selection]

Add Efinix adders to fix carry chain if needed.

6.4.54 equiv_add - add a $equiv cell

equiv_add [-try] gold_sig gate_sig

This command adds an $equiv cell for the specified signals.

equiv_add [-try] -cell gold_cell gate_cell

This command adds $equiv cells for the ports of the specified cells.

6.4.55 equiv_induct - proving $equiv cells using temporal induction

equiv_induct [options] [selection]

Uses a version of temporal induction to prove $equiv cells.

Only selected $equiv cells are proven and only selected cells are used to perform the proof.

-undef
   enable modelling of undef states

-seq <N>
   the max. number of time steps to be considered (default = 4)

This command is very effective in proving complex sequential circuits, when the internal state of the circuit quickly propagates to $equiv cells.

However, this command uses a weak definition of 'equivalence': This command proves that the two circuits will not diverge after they produce equal outputs (observable points via $equiv) for at least <N> cycles (the <N> specified via -seq).

Combined with simulation this is very powerful because simulation can give
you confidence that the circuits start out synced for at least \(N\) cycles after reset.

6.4.56 **equiv_make** - prepare a circuit for equivalence checking

```
equiv_make [options] gold_module gate_module equiv_module
```

This creates a module annotated with $equiv cells from two presumably equivalent modules. Use commands such as 'equiv_simple' and 'equiv_status' to work with the created equivalent checking module.

- **-inames**
  Also match cells and wires with $... names.

- **-blacklist <file>**
  Do not match cells or signals that match the names in the file.

- **-encfile <file>**
  Match FSM encodings using the description from the file.
  See 'help fsm_recode' for details.

- **-make_assert**
  Check equivalence with $assert cells instead of $equiv.
  $eqx (===) is used to compare signals.

Note: The circuit created by this command is not a miter (with something like a trigger output), but instead uses $equiv cells to encode the equivalence checking problem. Use 'miter -equiv' if you want to create a miter circuit.

6.4.57 **equiv_mark** - mark equivalence checking regions

```
equiv_mark [options] [selection]
```

This command marks the regions in an equivalence checking module. Region 0 is the proven part of the circuit. Regions with higher numbers are connected unproven subcircuits. The integer attribute 'equiv_region' is set on all wires and cells.

6.4.58 **equiv_miter** - extract miter from equiv circuit

```
equiv_miter [options] miter_module [selection]
```

This creates a miter module for further analysis of the selected $equiv cells.

- **-trigger**
  Create a trigger output

- **-cmp**
Create cmp_* outputs for individual unproven $equiv cells

-assert
Create a $assert cell for each unproven $equiv cell

-undef
Create compare logic that handles undefs correctly

6.4.59 equiv_opt - prove equivalence for optimized circuit

equiv_opt [options] [command]

This command uses temporal induction to check circuit equivalence before and after an optimization pass.

-run <from_label>:<to_label>
only run the commands between the labels (see below). an empty from label is synonymous to the start of the command list, and empty to label is synonymous to the end of the command list.

-map <filename>
expand the modules in this file before proving equivalence. this is useful for handling architecture-specific primitives.

-blacklist <file>
Do not match cells or signals that match the names in the file (passed to equiv_make).

-assert
produce an error if the circuits are not equivalent.

-multiclock
run clk2fflogic before equivalence checking.

-async2sync
run async2sync before equivalence checking.

-undef
enable modelling of undef states during equiv_induct.

-nocheck
disable running check before and after the command under test.

The following commands are executed by this verification command:

run_pass:
hierarchy -auto-top
design -save preopt
check -assert (unless -nocheck)
[command]
check -assert (unless -nocheck)
design -stash postopt

prepare:
design -copy-from preopt -as gold A:top
design -copy-from postopt -as gate A:top

technmap: (only with -map)
technmap -wb -D EQUIV -autoproc -map <filename> ...

prove:
clk2fflogic (only with -multiclock)
async2sync (only with -async2sync)
equiv_make -blacklist <filename> ... gold gate equiv
equiv_induct [-undef] equiv
equiv_status [-assert] equiv

restore:
design -load preopt

6.4.60 equiv_purge - purge equivalence checking module

equiv_purge [options] [selection]

This command removes the proven part of an equivalence checking module, leaving only the unproven segments in the design. This will also remove and add module ports as needed.

6.4.61 equiv_remove - remove $equiv cells

equiv_remove [options] [selection]

This command removes the selected $equiv cells. If neither -gold nor -gate is used then only proven cells are removed.

-gold
  keep gold circuit

-gate
  keep gate circuit
6.4.62 equiv_simple - try proving simple $equiv instances

```bash
equiv_simple [options] [selection]
```

This command tries to prove $equiv cells using a simple direct SAT approach.

- **-v**
  verbose output

- **-undef**
  enable modelling of undef states

- **-short**
  create shorter input cones that stop at shared nodes. This yields simpler SAT problems but sometimes fails to prove equivalence.

- **-ngroup**
  disabling grouping of $equiv cells by output wire

- **-seq <N>**
  the max. number of time steps to be considered (default = 1)

6.4.63 equiv_status - print status of equivalent checking module

```bash
equiv_status [options] [selection]
```

This command prints status information for all selected $equiv cells.

- **-assert**
  produce an error if any unproven $equiv cell is found

6.4.64 equiv_struct - structural equivalence checking

```bash
equiv_struct [options] [selection]
```

This command adds additional $equiv cells based on the assumption that the gold and gate circuit are structurally equivalent. Note that this can introduce bad $equiv cells in cases where the netlists are not structurally equivalent, for example when analyzing circuits with cells with commutative inputs. This command will also de-duplicate gates.

- **-fwd**
  by default this command performs forward sweeps until nothing can be merged by forwards sweeps, then backward sweeps until forward sweeps are effective again. with this option set only forward sweeps are performed.

- **-fwonly <cell_type>**
  add the specified cell type to the list of cell types that are only...
merged in forward sweeps and never in backward sweeps. $equiv is in this list automatically.

-icells
by default, the internal RTL and gate cell types are ignored. add this option to also process those cell types with this command.

-maxiter <N>
maximum number of iterations to run before aborting

6.4.65 eval - evaluate the circuit given an input

eval [options] [selection]

This command evaluates the value of a signal given the value of all required inputs.

-set <signal> <value>
set the specified signal to the specified value.

-set-undef
set all unspecified source signals to undef (x)

-table <signal>
create a truth table using the specified input signals

-show <signal>
show the value for the specified signal. if no -show option is passed then all output ports of the current module are used.

6.4.66 exec - execute commands in the operating system shell

exec [options] -- [command]

Execute a command in the operating system shell. All supplied arguments are concatenated and passed as a command to popen(3). Whitespace is not guaranteed to be preserved, even if quoted. stdin and stderr are not connected, while stdout is logged unless the "-q" option is specified.

-q
Suppress stdout and stderr from subprocess

-expect-return <int>
Generate an error if popen() does not return specified value. May only be specified once; the final specified value is controlling if specified multiple times.

-expect-stdout <regex>
Generate an error if the specified regex does not match any line in subprocess's stdout. May be specified multiple times.

-expect-stdout <regex>
Generate an error if the specified regex matches any line in subprocess's stdout. May be specified multiple times.

Example: exec -q -expect-return 0 -- echo "bananapie" | grep "nana"

6.4.67 expose - convert internal signals to module ports

```
expose [options] [selection]
```

This command exposes all selected internal signals of a module as additional outputs.

-dff
only consider wires that are directly driven by register cell.

cut
when exposing a wire, create an input/output pair and cut the internal signal path at that wire.

-input
when exposing a wire, create an input port and disconnect the internal driver.

-shared
only expose those signals that are shared among the selected modules. this is useful for preparing modules for equivalence checking.

-evert
also turn connections to instances of other modules to additional inputs and outputs and remove the module instances.

-evert-dff
turn flip-flops to sets of inputs and outputs.

-sep <separator>
when creating new wire/port names, the original object name is suffixed with this separator (default: ".") and the port name or a type designator for the exposed signal.
6.4.68 extract - find subcircuits and replace them with cells

```
extract -map <map_file> [options] [selection]
extract -mine <out_file> [options] [selection]
```

This pass looks for subcircuits that are isomorphic to any of the modules in the given map file and replaces them with instances of this modules. The map file can be a Verilog source file (*.v) or an RTLIL source file (*.il).

- `map <map_file>`
  use the modules in this file as reference. This option can be used multiple times.

- `map %<design-name>`
  use the modules in this in-memory design as reference. This option can be used multiple times.

- `verbose`
  print debug output while analyzing

- `constports`
  also find instances with constant drivers. this may be much slower than the normal operation.

- `nodefaultswaps`
  normally builtin port swapping rules for internal cells are used per default. This turns that off, so e.g. 'a^b' does not match 'b^a' when this option is used.

- `compat <needle_type> <haystack_type>`
  Per default, the cells in the map file (needle) must have the type as the cells in the active design (haystack). This option can be used to register additional pairs of types that should match. This option can be used multiple times.

- `swap <needle_type> <port1>,<port2>[,...]`
  Register a set of swappable ports for a needle cell type. This option can be used multiple times.

- `perm <needle_type> <port1>,<port2>[,...] <portA>,<portB>[,...]`
  Register a valid permutation of swappable ports for a needle cell type. This option can be used multiple times.

- `cell_attr <attribute_name>`
  Attributes on cells with the given name must match.

- `wire_attr <attribute_name>`
  Attributes on wires with the given name must match.

- `ignore_parameters`
  Do not use parameters when matching cells.

- `ignore_param <cell_type> <parameter_name>`

(continues on next page)
Do not use this parameter when matching cells.

This pass does not operate on modules with unprocessed processes in it.
(I.e. the 'proc' pass should be used first to convert processes to netlists.)

This pass can also be used for mining for frequent subcircuits. In this mode
the following options are to be used instead of the -map option.

- mine <out_file>
  mine for frequent subcircuits and write them to the given RTLIL file

- mine_cells_span <min> <max>
  only mine for subcircuits with the specified number of cells
  default value: 3 5

- mine_min_freq <num>
  only mine for subcircuits with at least the specified number of matches
  default value: 10

- mine_limit_matches_per_module <num>
  when calculating the number of matches for a subcircuit, don't count
  more than the specified number of matches per module

- mine_max_fanout <num>
  don't consider internal signals with more than <num> connections

The modules in the map file may have the attribute 'extract_order' set to an
integer value. Then this value is used to determine the order in which the pass
tries to map the modules to the design (ascending, default value is 0).

See 'help techmap' for a pass that does the opposite thing.

### 6.4.69 `extract_counter` - Extract GreenPak4 counter cells

```
extract_counter [options] [selection]
```

This pass converts non-resettable or async resettable counters to counter cells.
Use a target-specific 'techmap' map file to convert those cells to the actual
target cells.

- maxwidth N
  Only extract counters up to N bits wide (default 64)

- minwidth N
  Only extract counters at least N bits wide (default 2)

- allow_arst yes|no
  Allow counters to have async reset (default yes)

- dir up|down|both
Look for up-counters, down-counters, or both (default down)

-pout X,Y,...
  Only allow parallel output from the counter to the listed cell types
  (if not specified, parallel outputs are not restricted)

6.4.70 extract_fa - find and extract full/half adders

extract_fa [options] [selection]

This pass extracts full/half adders from a gate-level design.

- fa, -ha
  Enable cell types (fa=full adder, ha=half adder)
  All types are enabled if none of this options is used

-d <int>
  Set maximum depth for extracted logic cones (default=20)

-b <int>
  Set maximum breadth for extracted logic cones (default=6)

-v
  Verbose output

6.4.71 extract_reduce - converts gate chains into $reduce_* cells

extract_reduce [options] [selection]

converts gate chains into $reduce_* cells

This command finds chains of $_AND_ , $_OR_ , and $_XOR_ cells and replaces them with their corresponding $reduce_* cells. Because this command only operates on these cell types, it is recommended to map the design to only these cell types using the `abc -g` command. Note that, in some cases, it may be more effective to map the design to only $_AND_ cells, run extract_reduce, map the remaining parts of the design to AND/OR/XOR cells, and run extract_reduce a second time.

-allow-off-chain
  Allows matching of cells that have loads outside the chain. These cells will be replicated and folded into the $reduce_* cell, but the original cell will remain, driving its original loads.
### 6.4.72 extractinv - extract explicit inverter cells for invertible cell pins

```
extractinv [options] [selection]
```

Searches the design for all cells with invertible pins controlled by a cell parameter (eg. IS_CLK_INVERTED on many Xilinx cells) and removes the parameter. If the parameter was set to 1, inserts an explicit inverter cell in front of the pin instead. Normally used for output to ISE, which does not support the inversion parameters.

To mark a cell port as invertible, use (* invertible_pin = "param_name" *) on the wire in the blackbox module. The parameter value should have the same width as the port, and will be effectively XORed with it.

```
-inv <celltype> <portname_out>:<portname_in>
```

Specifies the cell type to use for the inverters and its port names. This option is required.

### 6.4.73 flatten - flatten design

```
flatten [options] [selection]
```

This pass flattens the design by replacing cells by their implementation. This pass is very similar to the 'techmap' pass. The only difference is that this pass is using the current design as mapping library.

Cells and/or modules with the 'keep_hierarchy' attribute set will not be flattened by this command.

```
-wb
```

Ignore the 'whitebox' attribute on cell implementations.

```
-noscopeinfo
```

Do not create '$scopeinfo' cells that preserve attributes of cells and modules that were removed during flattening. With this option, the 'src' attribute of a given cell is merged into all objects replacing that cell, with multiple distinct 'src' locations separated by '|'. Without this option these 'src' locations can be found via the cell_src' and 'module_src' attribute of '$scopeinfo' cells.

```
-scopename
```

Create 'scopename' attributes for objects with a private name. This attribute records the 'hdlname' of the enclosing scope. For objects with a public name the enclosing scope can be found via their 'hdlname' attribute.
6.4.74 flowmap - pack LUTs with FlowMap

flowmap [options] [selection]

This pass uses the FlowMap technology mapping algorithm to pack logic gates into k-LUTs with optimal depth. It allows mapping any circuit elements that can be evaluated with the `eval` pass, including cells with multiple output ports and multi-bit input and output ports.

- **-maxlut k**
  perform technology mapping for a k-LUT architecture. if not specified, defaults to 3.

- **-minlut n**
  only produce n-input or larger LUTs. if not specified, defaults to 1.

- **-cells <cell>[,<cell>,...]**
  map specified cells. if not specified, maps $_NOT_$, $_AND_$, $_OR_$, $_XOR_ and $_MUX_$, which are the outputs of the `simplemap` pass.

- **-relax**
  perform depth relaxation and area minimization.

- **-r-alpha n, -r-beta n, -r-gamma n**
  parameters of depth relaxation heuristic potential function.
  if not specified, alpha=8, beta=2, gamma=1.

- **-optarea n**
  optimize for area by trading off at most n logic levels for fewer LUTs.
  n may be zero, to optimize for area without increasing depth.
  implies -relax.

- **-debug**
  dump intermediate graphs.

- **-debug-relax**
  explain decisions performed during depth relaxation.

6.4.75 fmcombine - combine two instances of a cell into one

fmcombine [options] module_name gold_cell gate_cell

This pass takes two cells, which are instances of the same module, and replaces them with one instance of a special 'combined' module, that effectively contains two copies of the original module, plus some formal properties.

This is useful for formal test benches that check what differences in behavior a slight difference in input causes in a module.

- **-initeq**
  Insert assumptions that initially all FFs in both circuits have the
same initial values.

-`anyeq`
  Do not duplicate $anyseq/$anyconst cells.

-`fwd`
  Insert forward hint assumptions into the combined module.

-`bwd`
  Insert backward hint assumptions into the combined module.
  (Backward hints are logically equivalent to forward hits, but
  some solvers are faster with bwd hints, or even both -bwd and -fwd.)

-`nop`
  Don’t insert hint assumptions into the combined module.
  (This should not provide any speedup over the original design, but
  strangely sometimes it does.)

If none of -fwd, -bwd, and -nop is given, then -fwd is used as default.

### 6.4.76 `fminit` - set init values/sequences for formal

```
fminit [options] <selection>
```

This pass creates init constraints (for example for reset sequences) in a formal
model.

-`-seq <signal> <sequence>`
  Set sequence using comma-separated list of values, use 'z for
  unconstrained bits. The last value is used for the remainder of the
  trace.

-`-set <signal> <value>`
  Add constant value constraint

-`-posedge <signal>`
-`-negedge <signal>`
  Set clock for init sequences

### 6.4.77 `formalff` - prepare FFs for formal

```
formalff [options] [selection]
```

This pass transforms clocked flip-flops to prepare a design for formal
verification. If a design contains latches and/or multiple different clocks run
the async2sync or clk2fflogic passes before using this pass.

-`-clk2ff`
  Replace all clocked flip-flops with $ff cells that use the implicit
global clock. This assumes, without checking, that the design uses a single global clock. If that is not the case, the clk2fflogic pass should be used instead.

-ff2anyinit
Replace uninitialized bits of $ff cells with $anyinit cells. An $anyinit cell behaves exactly like an $ff cell with an undefined initialization value. The difference is that $anyinit inhibits don't-care optimizations and is used to track solver-provided values in witness traces.

If combined with -clk2ff this also affects newly created $ff cells.

-anyinit2ff
Replaces $anyinit cells with uninitialized $ff cells. This performs the reverse of -ff2anyinit and can be used, before running a backend pass (or similar) that is not yet aware of $anyinit cells.

Note that after running -anyinit2ff, in general, performing don't-care optimizations is not sound in a formal verification setting.

-fine
Emit fine-grained $_FF_ cells instead of coarse-grained $ff cells for -anyinit2ff. Cannot be combined with -clk2ff or -ff2anyinit.

-setundef
Find FFs with undefined initialization values for which changing the initialization does not change the observable behavior and initialize them. For -ff2anyinit, this reduces the number of generated $anyinit cells that drive wires with private names.

-hierarchy
Propagates the 'replaced_by_gclk' attribute set by clk2ff upwards through the design hierarchy towards the toplevel inputs. This option works on the whole design and ignores the selection.

-assume
Add assumptions that constrain wires with the 'replaced_by_gclk' attribute to the value they would have before an active clock edge.

6.4.78 freduce - perform functional reduction

freduce [options] [selection]
This pass performs functional reduction in the circuit. I.e. if two nodes are equivalent, they are merged to one node and one of the redundant drivers is disconnected. A subsequent call to 'clean' will remove the redundant drivers.

-v, -vv
enable verbose or very verbose output
-inv
   enable explicit handling of inverted signals

-stop <n>
   stop after <n> reduction operations. this is mostly used for
   debugging the freduce command itself.

-dump <prefix>
   dump the design to <prefix>_<module>_<num>.il after each reduction
   operation. this is mostly used for debugging the freduce command.

This pass is undef-aware, i.e. it considers don't-care values for detecting
equivalent nodes.

All selected wires are considered for rewiring. The selected cells cover the
circuit that is analyzed.

6.4.79 fsm - extract and optimize finite state machines

fsm [options] [selection]

This pass calls all the other fsm_* passes in a useful order. This performs
FSM extraction and optimization. It also calls opt_clean as needed:

fsm_detect          unless got option -nodetect
fsm_extract

fsm_opt
opt_clean
fsm_opt

fsm_expand          if got option -expand
opt_clean           if got option -expand
fsm_opt             if got option -expand

fsm_recode          unless got option -norecode

fsm_info

fsm_export          if got option -export
fsm_map             unless got option -nomap

Options:

-expand, -norecode, -export, -nomap
   enable or disable passes as indicated above

-fullexpand
   call expand with -full option
6.4.80 fsm_detect - finding FSMs in design

fsm_detect [options] [selection]

This pass detects finite state machines by identifying the state signal. The state signal is then marked by setting the attribute 'fsm_encoding' on the state signal to "auto".

-ignore-self-reset
Mark FSMs even if they are self-resetting

Existing 'fsm_encoding' attributes are not changed by this pass.

Signals can be protected from being detected by this pass by setting the 'fsm_encoding' attribute to "none".

This pass uses a subset of FF types to detect FSMs. Run 'opt -nosdff -nodffe' before this pass to prepare the design for fsm_detect.

The Verific frontend may optimize the design in a way that interferes with FSM detection. Run 'verific -cfg db_infer_wide_muxes_post_elaboration 0' before reading the source, and 'bmuxmap' after 'proc' for best results.

6.4.81 fsm_expand - expand FSM cells by merging logic into it

fsm_expand [-full] [selection]

The fsm_extract pass is conservative about the cells that belong to a finite state machine. This pass can be used to merge additional auxiliary gates into the finite state machine.

By default, fsm_expand is still a bit conservative regarding merging larger word-wide cells. Call with -full to consider all cells for merging.
6.4.82 fsm_export - exporting FSMs to KISS2 files

```
fsm_export [-noauto] [-o filename] [-origenc] [selection]
```

This pass creates a KISS2 file for every selected FSM. For FSMs with the 'fsm_export' attribute set, the attribute value is used as filename, otherwise the module and cell name is used as filename. If the parameter '-o' is given, the first exported FSM is written to the specified filename. This overwrites the setting as specified with the 'fsm_export' attribute. All other FSMs are exported to the default name as mentioned above.

- `-noauto`
  only export FSMs that have the 'fsm_export' attribute set

- `-o filename`
  filename of the first exported FSM

- `-origenc`
  use binary state encoding as state names instead of s0, s1, ...

6.4.83 fsm_extract - extracting FSMs in design

```
fsm_extract [selection]
```

This pass operates on all signals marked as FSM state signals using the 'fsm_encoding' attribute. It consumes the logic that creates the state signal and uses the state signal to generate control signal and replaces it with an FSM cell.

The generated FSM cell still generates the original state signal with its original encoding. The 'fsm_opt' pass can be used in combination with the 'opt_clean' pass to eliminate this signal.

6.4.84 fsm_info - print information on finite state machines

```
fsm_info [selection]
```

This pass dumps all internal information on FSM cells. It can be useful for analyzing the synthesis process and is called automatically by the 'fsm' pass so that this information is included in the synthesis log file.
6.4.85  fsm_map - mapping FSMs to basic logic

```
fsm_map [selection]
```
This pass translates FSM cells to flip-flops and logic.

6.4.86  fsm_opt - optimize finite state machines

```
fsm_opt [selection]
```
This pass optimizes FSM cells. It detects which output signals are actually not used and removes them from the FSM. This pass is usually used in combination with the 'opt_clean' pass (see also 'help fsm').

6.4.87  fsm_recode - recoding finite state machines

```
fsm_recode [options] [selection]
```
This pass reassign the state encodings for FSM cells. At the moment only one-hot encoding and binary encoding is supported.

-encoding <type>
  specify the encoding scheme used for FSMs without the 'fsm_encoding' attribute or with the attribute set to `auto'.

-fm_set_fsm_file <file>
  generate a file containing the mapping from old to new FSM encoding in form of Synopsys Formality set_fsm_* commands.

-encfile <file>
  write the mappings from old to new FSM encoding to a file in the following format:

  .fsm <module_name> <state_signal>
  .map <old_bitpattern> <new_bitpattern>

6.4.88  fst2tb - generate testbench out of fst file

```
fst2tb [options] [top-level]
```
This command generates testbench for the circuit using the given top-level module and stimulus signal from FST file

-tb <name>
  generated testbench name.
  files <name>.v and <name>.txt are created as result.

-r <filename>
  read simulation FST file

(continues on next page)
-clock <portname>
    name of top-level clock input

-clockn <portname>
    name of top-level clock input (inverse polarity)

-scope <name>
    scope of simulation top model

-start <time>
    start co-simulation in arbitrary time (default 0)

-stop <time>
    stop co-simulation in arbitrary time (default END)

-n <integer>
    number of clock cycles to simulate (default: 20)

6.4.89 future - resolve future sampled value functions

future [options] [selection]

6.4.90 gatemate_foldinv - fold inverters into Gatemate LUT trees

gatemate_foldinv [selection]

This pass searches for $__CC_NOT cells and folds them into CC_LUT2, CC_L2T4 and CC_L2T5 cells as created by LUT tree mapping.

6.4.91 glift - create GLIFT models and optimization problems

glift <command> [options] [selection]

Augments the current or specified module with gate-level information flow tracking (GLIFT) logic using the "constructive mapping" approach. Also can set up QBF-SAT optimization problems in order to optimize GLIFT models or trade off precision and complexity.

Commands:

-create-precise-model
    Replaces the current or specified module with one that has corresponding "taint" inputs, outputs, and internal nets along with precise taint tracking logic. For example, precise taint tracking logic for an AND gate
is:

\[ y_t = a \& b_t \mid b \& a_t \mid a_t \& b_t \]

-create-imprecise-model
Replaces the current or specified module with one that has corresponding
"taint" inputs, outputs, and internal nets along with imprecise "All OR"
taint tracking logic:

\[ y_t = a_t \mid b_t \]

-create-instrumented-model
Replaces the current or specified module with one that has corresponding
"taint" inputs, outputs, and internal nets along with 4 varying-precision
versions of taint tracking logic. Which version of taint tracking logic is
used for a given gate is determined by a MUX selected by an \$anyconst cell.
By default, unless the `-no-cost-model` option is provided, an additional
wire named `__glift_weight` with the `keep` and `minimize` attributes is
added to the module along with pmuxes and adders to calculate a rough
estimate of the number of logic gates in the GLIFT model given an assignment
for the \$anyconst cells. The four versions of taint tracking logic for an
AND gate are:

\[
\begin{align*}
  y_t &= a \& b_t \mid b \& a_t \mid a_t \& b_t \\
  y_t &= a_t \mid a \& b_t \\
  y_t &= b_t \mid b \& a_t \\
  y_t &= a_t \mid b_t 
\end{align*}
\]

(like `-create-precise-model`)

Options:

-taint-constants
Constant values in the design are labeled as tainted.
(default: label constants as un-tainted)

-keep-outputs
Do not remove module outputs. Taint tracking outputs will appear in the
module ports alongside the original outputs.
(default: original module outputs are removed)

-simple-cost-model
Do not model logic area. Instead model the number of non-zero assignments to
\$anyconsts. Taint tracking logic versions vary in their size, but all
reduced-precision versions are significantly smaller than the fully-precise
version. A non-zero \$anyconst assignment means that reduced-precision taint
tracking logic was chosen for some gate. Only applicable in combination with
`-create-instrumented-model`. (default: use a complex model and give that
wire the "keep" and "minimize" attributes)

-no-cost-model
Do not model taint tracking logic area and do not create a `__glift_weight`
wire. Only applicable in combination with `-create-instrumented-model`.
(default: model area and give that wire the "keep" and "minimize"
attributes)

-instrument-more
Allow choice from more versions of (even simpler) taint tracking logic. A
total of 8 versions of taint tracking logic will be added per gate,
including the 4 versions from `-create-instrumented-model` and these
additional versions:

\[
\begin{align*}
y_t &= a_t \\
y_t &= b_t \\
y_t &= 1 \\
y_t &= 0
\end{align*}
\]

Only applicable in combination with `-create-instrumented-model`.
(default: do not add more versions of taint tracking logic.

6.4.92 greenpak4_dffinv - merge greenpak4 inverters and DFF/latches

greenpak4_dffinv [options] [selection]

Merge GP_INV cells with GP_DFF* and GP_DLATCH* cells.

6.4.93 help - display help messages

help ................ list all commands
help <command> ...... print help message for given command
help -all ............ print complete command reference

help -cells ........... list all cell types
help <celltype> ...... print help message for given cell type
help <celltype>+ ..... print verilog code for given cell type

6.4.94 hierarchy - check, expand and clean up design hierarchy

hierarchy [-check] [-top <module>]
hierarchy -generate <cell-types> <port-decls>

In parametric designs, a module might exists in several variations with
different parameter values. This pass looks at all modules in the current
design and re-runs the language frontends for the parametric modules as
needed. It also resolves assignments to wired logic data types (wand/wor),
resolves positional module parameters, unrolls array instances, and more.

-check
also check the design hierarchy. this generates an error when
an unknown module is used as cell type.

-simcheck
  like -check, but also throw an error if blackbox modules are
  instantiated, and throw an error if the design has no top module.

-smtcheck
  like -simcheck, but allow smtlib2_module modules.

-purge_lib
  by default the hierarchy command will not remove library (blackbox)
  modules. use this option to also remove unused blackbox modules.

-libdir <directory>
  search for files named <module_name>.v in the specified directory
  for unknown modules and automatically run read_verilog for each
  unknown module.

-keep_positionals
  per default this pass also converts positional arguments in cells
  to arguments using port names. This option disables this behavior.

-keep_portwidths
  per default this pass adjusts the port width on cells that are
  module instances when the width does not match the module port. This
  option disables this behavior.

-nodefaults
  do not resolve input port default values

-nokeep_prints
  per default this pass sets the "keep" attribute on all modules
  that directly or indirectly display text on the terminal.
  This option disables this behavior.

-nokeep_asserts
  per default this pass sets the "keep" attribute on all modules
  that directly or indirectly contain one or more formal properties.
  This option disables this behavior.

-top <module>
  use the specified top module to build the design hierarchy. Modules
  outside this tree (unused modules) are removed.

  when the -top option is used, the 'top' attribute will be set on the
  specified top module. otherwise a module with the 'top' attribute set
  will implicitly be used as top module, if such a module exists.

-auto-top
  automatically determine the top of the design hierarchy and mark it.

-chparam name value
elaborate the top module using this parameter value. Modules on which this parameter does not exist may cause a warning message to be output. This option can be specified multiple times to override multiple parameters. String values must be passed in double quotes (".).

In -generate mode this pass generates blackbox modules for the given cell types (wildcards supported). For this the design is searched for cells that match the given types and then the given port declarations are used to determine the direction of the ports. The syntax for a port declaration is:

```
{i|o|io}[@<num>]:<portname>
```

Input ports are specified with the 'i' prefix, output ports with the 'o' prefix and inout ports with the 'io' prefix. The optional <num> specifies the position of the port in the parameter list (needed when instantiated using positional arguments). When <num> is not specified, the <portname> can also contain wildcard characters.

This pass ignores the current selection and always operates on all modules in the current design.

### 6.4.95 hilomap - technology mapping of constant hi- and/or lo-drivers

hilomap [options] [selection]

Map constants to 'tielo' and 'tiehi' driver cells.

- **-hicell** <celltype> <portname>
  Replace constant hi bits with this cell.

- **-locell** <celltype> <portname>
  Replace constant lo bits with this cell.

- **-singleton**
  Create only one hi/lo cell and connect all constant bits to that cell. Per default a separate cell is created for each constant bit.

### 6.4.96 history - show last interactive commands

history

This command prints all commands in the shell history buffer. This are all commands executed in an interactive session, but not the commands from executed scripts.
### 6.4.97 `ice40_braminit` - iCE40: perform SB_RAM40_4K initialization from file

`ice40_braminit`

This command processes all SB_RAM40_4K blocks with a non-empty INIT_FILE parameter and converts it into the required INIT_x attributes.

### 6.4.98 `ice40_dsp` - iCE40: map multipliers

`ice40_dsp [options] [selection]`

Map multipliers ($mul/SB_MAC16) and multiply-accumulate ($mul/SB_MAC16 + $add) cells into iCE40 DSP resources. Currently, only the 16x16 multiply mode is supported and not the 2 x 8x8 mode.

Pack input registers (A, B, {C,D}; with optional hold), pipeline registers ({F,J,K,G}, H), output registers (O -- full 32-bits or lower 16-bits only; with optional hold), and post-adder into the SB_MAC16 resource.

Multiply-accumulate operations using the post-adder with feedback on the {C,D} input will be folded into the DSP. In this scenario only, resetting the accumulator to an arbitrary value can be inferred to use the {C,D} input.

### 6.4.99 `ice40_opt` - iCE40: perform simple optimizations

`ice40_opt [options] [selection]`

This command executes the following script:

```plaintext
do
  <ice40 specific optimizations>
  opt_expr -mux_undef -undriven [-full]
  opt_merge
  opt_diff
  opt_clean
while <changed design>
```

### 6.4.100 `ice40_wrapcarry` - iCE40: wrap carries

`ice40_wrapcarry [selection]`

Wrap manually instantiated SB_CARRY cells, along with their associated SB_LUT4s, into an internal $__ICE40_CARRY_WRAPPER cell for preservation across technology mapping.

Attributes on both cells will have their names prefixed with 'SB_CARRY.' or 'SB_LUT4.' and attached to the wrapping cell. A (* keep *) attribute on either cell will be logically OR-ed together.

(continues on next page)
-unwrap
unwrap $__ICE40_CARRY_WRAPPER cells back into SB_CARRYs and SB_LUT4s, including restoring their attributes.

6.4.101 insbuf - insert buffer cells for connected wires

insbuf [options] [selection]
Insert buffer cells into the design for directly connected wires.

-buffer <celltype> <in-portname> <out-portname>
Use the given cell type instead of $_BUF_. (Notice that the next call to "clean" will remove all $_BUF_ in the design.)

-chain
Chain buffer cells

6.4.102 iopadmap - technology mapping of i/o pads (or buffers)

iopadmap [options] [selection]
Map module inputs/outputs to PAD cells from a library. This pass can only map to very simple PAD cells. Use 'techmap' to further map the resulting cells to more sophisticated PAD cells.

-inpad <celltype> <in_port>[:<ext_port>]
Map module input ports to the given cell type with the given output port name. If a 2nd portname is given, the signal is passed through the pad cell, using the 2nd portname as the port facing the module port.

-outpad <celltype> <out_port>[:<ext_port>]
-inoutpad <celltype> <io_port>[:<ext_port>]
Similar to -inpad, but for output and inout ports.

-toutpad <celltype> <oe_port>:<out_port>[:<ext_port>]
Merges $_TBUF_ cells into the output pad cell. This takes precedence over the other -outpad cell. The first portname is the enable input of the tristate driver, which can be prefixed with `~` for negative polarity enable.

-tinoutpad <celltype> <oe_port>:<in_port>:<out_port>[:<ext_port>]
Merges $_TBUF_ cells into the inout pad cell. This takes precedence over the other -inoutpad cell. The first portname is the enable input of the tristate driver and the 2nd portname is the internal output buffering the external signal. Like with `~t-outpad`, the enable can be marked as negative polarity by prefixing the name with `~`.
-ignore <celltype> <portname>[:<portname>]*
  Skips mapping inputs/outputs that are already connected to given
  ports of the given cell. Can be used multiple times. This is in
  addition to the cells specified as mapping targets.

-widthparam <param_name>
  Use the specified parameter name to set the port width.

-nameparam <param_name>
  Use the specified parameter to set the port name.

-bits
  create individual bit-wide buffers even for ports that
  are wider. (the default behavior is to create word-wide
  buffers using -widthparam to set the word size on the cell.)

Tristate PADS (-toutpad, -tinoutpad) always operate in -bits mode.

6.4.103 jny - write design and metadata

jny [options] [selection]

Write JSON netlist metadata for the current design

  -o <filename>
    write to the specified file.

  -no-connections
    Don’t include connection information in the netlist output.

  -no-attributes
    Don’t include attributed information in the netlist output.

  -no-properties
    Don’t include property information in the netlist output.

See 'help write_jny' for a description of the JSON format used.

6.4.104 json - write design in JSON format

json [options] [selection]

Write a JSON netlist of all selected objects.

  -o <filename>
    write to the specified file.

    -aig
      also include AIG models for the different gate types

    (continues on next page)
-compat-int
  emit 32-bit or smaller fully-defined parameter values directly
  as JSON numbers (for compatibility with old parsers)

See 'help write_json' for a description of the JSON format used.

6.4.105 keep_hierarchy - add the keep_hierarchy attribute

   keep_hierarchy [options]

Add the keep_hierarchy attribute.

   -min_cost <min_cost>
     only add the attribute to modules estimated to have more
     than <min_cost> gates after simple techmapping. Intended
     for tuning trade-offs between quality and yosys runtime.

6.4.106 lattice_gsr - Lattice: handle GSR

   lattice_gsr [options] [selection]

Trim active low async resets connected to GSR and resolve GSR parameter,
if a GSR or SGSR primitive is used in the design.

If any cell has the GSR parameter set to "AUTO", this will be resolved
to "ENABLED" if a GSR primitive is present and the (* nogsr *) attribute
is not set, otherwise it will be resolved to "DISABLED".

6.4.107 license - print license terms

   license

This command produces the following notice.

/--------------------------------------------------------------------------\
| | yosys -- Yosys Open SYnthesis Suite | |
| | Copyright (C) 2012 - 2024 Claire Xenia Wolf <claire@yosyshq.com> | |
| | Permission to use, copy, modify, and/or distribute this software for any | |
| | purpose with or without fee is hereby granted, provided that the above | |
| | copyright notice and this permission notice appear in all copies. | |
| | THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES | |
| | WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF | |
\--------------------------------------------------------------------------/ (continues on next page)
6.4.108 log - print text and log files

log [options] string
log [ -push | -pop ]

Print the given string to the screen and/or the log file. This is useful for TCL scripts, because the TCL command "puts" only goes to stdout but not to logfiles.

-stdout
   Print the output to stdout too. This is useful when all Yosys is executed with a script and the -q (quiet operation) argument to notify the user.

-stderr
   Print the output to stderr too.

-nolog
   Don't use the internal log() command. Use either -stdout or -stderr, otherwise no output will be generated at all.

-n
   do not append a newline

-header
   log a pass header

-push
   push a new level on the pass counter

-pop
   pop from the pass counter
6.4.109  logger - set logger properties

```
logger [options]
```

This command sets global logger properties, also available using command line options.

- `-time`
  enable/disable display of timestamp in log output.

- `-stderr`
  enable/disable logging errors to stderr.

- `-warn regex`
  print a warning for all log messages matching the regex.

- `-nowarn regex`
  if a warning message matches the regex, it is printed as regular message instead.

- `-werror regex`
  if a warning message matches the regex, it is printed as error message instead and the tool terminates with a nonzero return code.

- `-debug`
  globally enable/disable debug log messages.

- `-experimental <feature>`
  do not print warnings for the specified experimental feature

- `-expect <type> <regex> <expected_count>`
  expect log, warning or error to appear. matched errors will terminate with exit code 0.

- `-expect-no-warnings`
  gives error in case there is at least one warning that is not expected.

- `-check-expected`
  verifies that the patterns previously set up by -expect have actually been met, then clears the expected log list. If this is not called manually, the check will happen at yosys exist time instead.

6.4.110  ls - list modules or objects in modules

```
ls [selection]
```

When no active module is selected, this prints a list of modules.

When an active module is selected, this prints a list of objects in the module.
6.4.111 ltp - print longest topological path

```
ltp [options] [selection]
```
This command prints the longest topological path in the design. (Only considers paths within a single module, so the design must be flattened.)

- -noff
   automatically exclude FF cell types

6.4.112 lut2mux - convert $lut to $_MUX_

```
lut2mux [options] [selection]
```
This pass converts $lut cells to $_MUX_ gates.

6.4.113 maccmap - mapping macc cells

```
maccmap [-unmap] [selection]
```
This pass maps $macc cells to yosys $fa and $alu cells. When the -unmap option is used then the $macc cell is mapped to $add, $sub, etc. cells instead.

6.4.114 memory - translate memories to basic cells

```
```
This pass calls all the other memory_* passes in a useful order:

- opt_mem
- opt_mem_priority
- opt_mem_feedback
- memory_bmux2rom (skipped if called with -norom)
- memory_diff [-no-rw-check] (skipped if called with -nordff or -memx)
- opt_clean
- memory_share [-nowiden] [-nosat]
- opt_mem_widen
- memory_memx (when called with -memx)
- opt_clean
- memory_collect
- memory_bram -rules <bram_rules> (when called with -bram)
- memory_map (skipped if called with -nomap)

This converts memories to word-wide DFFs and address decoders or multiport memory blocks if called with the -nomap option.
6.4.115 memory_bmux2rom - convert muxes to ROMs

memory_bmux2rom [options] [selection]

This pass converts $bmux cells with constant A input to ROMs.

6.4.116 memory_bram - map memories to block rams

memory_bram -rules <rule_file> [selection]

This pass converts the multi-port $mem memory cells into block ram instances. The given rules file describes the available resources and how they should be used.

The rules file contains configuration options, a set of block ram description and a sequence of match rules.

The option 'attr_icase' configures how attribute values are matched. The value 0 means case-sensitive, 1 means case-insensitive.

A block ram description looks like this:

```
bram RAMB1024X32     # name of BRAM cell
    init 1            # set to '1' if BRAM can be initialized
    abits 10          # number of address bits
    dbits 32          # number of data bits
    groups 2          # number of port groups
    ports 1 1         # number of ports in each group
    wrmode 1 0        # set to '1' if this groups is write ports
    enable 4 1        # number of enable bits
    transp 0 2        # transparent (for read ports)
    clocks 1 2        # clock configuration
    clkpol 2 2        # clock polarity configuration
endbram
```

For the option 'transp' the value 0 means non-transparent, 1 means transparent and a value greater than 1 means configurable. All groups with the same value greater than 1 share the same configuration bit.

For the option 'clocks' the value 0 means non-clocked, and a value greater than 0 means clocked. All groups with the same value share the same clock signal.

For the option 'clkpol' the value 0 means negative edge, 1 means positive edge and a value greater than 1 means configurable. All groups with the same value greater than 1 share the same configuration bit.

Using the same bram name in different bram blocks will create different variants of the bram. Verilog configuration parameters for the bram are created as needed.

(continues on next page)
It is also possible to create variants by repeating statements in the bram block and appending '@<label>' to the individual statements.

A match rule looks like this:

```
match RAMB1024X32
  max waste 16384 # only use this bram if <= 16k ram bits are unused
  min efficiency 80 # only use this bram if efficiency is at least 80%
endmatch
```

It is possible to match against the following values with min/max rules:

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>words</td>
<td>number of words in memory in design</td>
</tr>
<tr>
<td>abits</td>
<td>number of address bits on memory in design</td>
</tr>
<tr>
<td>dbits</td>
<td>number of data bits on memory in design</td>
</tr>
<tr>
<td>wports</td>
<td>number of write ports on memory in design</td>
</tr>
<tr>
<td>rports</td>
<td>number of read ports on memory in design</td>
</tr>
<tr>
<td>ports</td>
<td>number of ports on memory in design</td>
</tr>
<tr>
<td>bits</td>
<td>number of bits in memory in design</td>
</tr>
<tr>
<td>dups</td>
<td>number of duplications for more read ports</td>
</tr>
<tr>
<td>awaste</td>
<td>number of unused address slots for this match</td>
</tr>
<tr>
<td>dwaste</td>
<td>number of unused data bits for this match</td>
</tr>
<tr>
<td>bwaste</td>
<td>number of unused bram bits for this match</td>
</tr>
<tr>
<td>waste</td>
<td>total number of unused bram bits (bwaste*dups)</td>
</tr>
<tr>
<td>efficiency</td>
<td>total percentage of used and non-duplicated bits</td>
</tr>
<tr>
<td>acells</td>
<td>number of cells in 'address-direction'</td>
</tr>
<tr>
<td>dcells</td>
<td>number of cells in 'data-direction'</td>
</tr>
<tr>
<td>cells</td>
<td>total number of cells (acells<em>dcells</em>dups)</td>
</tr>
</tbody>
</table>

A match containing the command 'attribute' followed by a list of space separated 'name[=string_value]' values requires that the memory contains any one of the given attribute name and string values (where specified), or name and integer 1 value (if no string_value given, since Verilog will interpret '(* attr *)' as '(* attr=1 *)').

A name prefixed with '!' indicates that the attribute must not exist.

The interface for the created bram instances is derived from the bram description. Use 'techmap' to convert the created bram instances into instances of the actual bram cells of your target architecture.

A match containing the command 'or_next_if_better' is only used if it has a higher efficiency than the next match (and the one after that if the next also has 'or_next_if_better' set, and so forth).

A match containing the command 'make_transp' will add external circuitry to simulate 'transparent read', if necessary.

A match containing the command 'make_outreg' will add external flip-flops to implement synchronous read ports, if necessary.
A match containing the command 'shuffle_enable A' will re-organize the data bits to accommodate the enable pattern of port A.

6.4.117 memory_collect - creating multi-port memory cells

```
memory_collect [selection]
```

This pass collects memories and memory ports and creates generic multiport memory cells.

6.4.118 memory_dff - merge input/output DFFs into memory read ports

```
memory_dff [-no-rw-check] [selection]
```

This pass detects DFFs at memory read ports and merges them into the memory port. I.e. it consumes an asynchronous memory port and the flip-flops at its interface and yields a synchronous memory port.

- **-no-rw-check**
  - marks all recognized read ports as "return don't-care value on read/write collision" (same result as setting the no_rw_check attribute on all memories).

6.4.119 memory_libmap - map memories to cells

```
memory_libmap -lib <library_file> [-D <condition>] [selection]
```

This pass takes a description of available RAM cell types and maps all selected memories to one of them, or leaves them to be mapped to FFs.

- **-lib <library_file>**
  - Selects a library file containing RAM cell definitions. This option can be passed more than once to select multiple libraries. See passes/memory/memlib.md for description of the library format.

- **-D <condition>**
  - Enables a condition that can be checked within the library file to eg. select between slightly different hardware variants. This option can be passed any number of times.

- **-logic-cost-rom <num>**
- **-logic-cost-ram <num>**
  - Sets the cost of a single bit for memory lowered to soft logic.

- **-no-auto-distributed**
- **-no-auto-block**
- **-no-auto-huge**

(continues on next page)
Disables automatic mapping of given kind of RAMs. Manual mapping (using ram_style or other attributes) is still supported.

6.4.120 memory_map - translate multiport memories to basic cells

memory_map [options] [selection]

This pass converts multiport memory cells as generated by the memory_collect pass to word-wide DFFs and address decoders.

-attr !<name>
  do not map memories that have attribute <name> set.

-attr <name>[=<value>]
  for memories that have attribute <name> set, only map them if its value is a string <value> (if specified), or an integer 1 (otherwise). If this option is specified multiple times, map the memory if the attribute is to any of the values.

-iattr
  for -attr, suppress case sensitivity in matching of <value>.

-rom-only
  only perform conversion for ROMs (memories with no write ports).

-keepdc
  when mapping ROMs, keep x-bits shared across read ports.

-formal
  map memories for a global clock based formal verification flow. This implies -keepdc, uses $ff cells for ROMs and sets hdlname attributes. It also has limited support for async write ports as generated by clk2fflogic.

6.4.121 memory_memx - emulate vlog sim behavior for mem ports

memory_memx [selection]

This pass adds additional circuitry that emulates the Verilog simulation behavior for out-of-bounds memory reads and writes.
6.4.122 memory_narrow - split up wide memory ports

```
memory_narrow [options] [selection]
```
This pass splits up wide memory ports into several narrow ports.

6.4.123 memory_nordff - extract read port FFs from memories

```
memory_nordff [options] [selection]
```
This pass extracts FFs from memory read ports. This results in a netlist similar to what one would get from not calling memory_dff.

6.4.124 memory_share - consolidate memory ports

```
memory_share [-nosat] [-nowiden] [selection]
```
This pass merges share-able memory ports into single memory ports.

The following methods are used to consolidate the number of memory ports:

- When multiple write ports access the same address then this is converted to a single write port with a more complex data and/or enable logic path.

- When multiple read or write ports access adjacent aligned addresses, they are merged to a single wide read or write port. This transformation can be disabled with the "-nowiden" option.

- When multiple write ports are never accessed at the same time (a SAT solver is used to determine this), then the ports are merged into a single write port. This transformation can be disabled with the "-nosat" option.

Note that in addition to the algorithms implemented in this pass, the $memrd and $memwr cells are also subject to generic resource sharing passes (and other optimizations) such as "share" and "opt_merge".

6.4.125 memory_unpack - unpack multi-port memory cells

```
memory_unpack [selection]
```
This pass converts the multi-port $mem memory cells into individual $memrd and $memwr cells. It is the counterpart to the memory_collect pass.
6.4.126 microchip_dffopt - MICROCHIP: optimize FF control signal usage

    microchip_dffopt [options] [selection]

Converts hardware clock enable and set/reset signals on FFs to emulation using LUTs, if doing so would improve area. Operates on post-techmap LUT, DFF cells.

6.4.127 microchip_dsp - MICROCHIP: pack resources into DSPs

    microchip_dsp [options] [selection]

Pack input registers 'A', 'B', 'C', and 'D' (with optional enable/reset), output register 'P' (with optional enable/reset), pre-adder and/or post-adder into Microchip DSP resources.

Multiply-accumulate operations using the post-adder with feedback on the 'C' input will be folded into the DSP. In this scenario only, the 'C' input can be used to override the current accumulation result with a new value. This will be added to the multiplier result to form the next accumulation result.

Use of the dedicated 'PCOUT' -> 'PCIN' cascade path is detected for 'P' -> 'C' connections (optionally, where 'P' is right-shifted by 17-bits and used as an input to the post-adder. This pattern is common for summing partial products to implement wide multipliers). Cascade chains are limited to a maximum length of 24 cells, corresponding to PolarFire (pf) devices.

This pass is a no-op if the scratchpad variable 'microchip_dsp.multonly' is set to 1.

    -family {polarfire}
        select the family to target
        default: polarfire

6.4.128 miter - automatically create a miter circuit

    miter -equiv [options] gold_name gate_name miter_name

Creates a miter circuit for equivalence checking. The gold- and gate- modules must have the same interfaces. The miter circuit will have all inputs of the two source modules, prefixed with 'in_'. The miter circuit has a 'trigger' output that goes high if an output mismatch between the two source modules is detected.

    -ignore_gold_x
        a undef (x) bit in the gold module output will match any value in the gate module output.

(continues on next page)
-make_outputs
   also route the gold- and gate-outputs to 'gold_*' and 'gate_*' outputs
   on the miter circuit.

-make_outcmp
   also create a cmp_* output for each gold/gate output pair.

-make_assert
   also create an 'assert' cell that checks if trigger is always low.

-make_cover
   also create a 'cover' cell for each gold/gate output pair.

-flatten
   call 'flatten -wb; opt_expr -keepdc -undriven;;' on the miter circuit.

-cross
   allow output ports on the gold module to match input ports on the
   gate module. This is useful when the gold module contains additional
   logic to drive some of the gate module inputs.

miter -assert [options] module [miter_name]

Creates a miter circuit for property checking. All input ports are kept,
output ports are discarded. An additional output 'trigger' is created that
goes high when an assert is violated. Without a miter_name, the existing
module is modified.

   -make_outputs
      keep module output ports.

   -flatten
      call 'flatten -wb; opt_expr -keepdc -undriven;;' on the miter circuit.

### 6.4.129 mutate - generate or apply design mutations

mutate -list N [options] [selection]

Create a list of N mutations using an even sampling.

   -o filename
      Write list to this file instead of console output

   -s filename
      Write a list of all src tags found in the design to the specified file

   -seed N
      RNG seed for selecting mutations
-none
   Include a "none" mutation in the output

-ctrl name width value
   Add -ctrl options to the output. Use 'value' for first mutation, then
   simply count up from there.

-mode name
-module name
-cell name
-port name
-portbit int
-ctrlbit int
-wire name
-wirebit int
-src string
   Filter list of mutation candidates to those matching
   the given parameters.

-cfg option int
   Set a configuration option. Options available:
      weight_pq_w weight_pq_b weight_pq_c weight_pq_s
      weight_pq_mw weight_pq_mb weight_pq_mc weight_pq_ms
      weight_cover pick_cover_prcnt

mutate -mode MODE [options]
Apply the given mutation.

-ctrl name width value
   Add a control signal with the given name and width. The mutation is
   activated if the control signal equals the given value.

-module name
-cell name
-port name
-portbit int
-ctrlbit int
   Mutation parameters, as generated by 'mutate -list N'.

-wire name
-wirebit int
-src string
   Ignored. (They are generated by -list for documentation purposes.)
6.4.130 muxcover - cover trees of MUX cells with wider MUXes

muxcover [options] [selection]

Cover trees of \$\_MUX\_ cells with \$\_$MUX\{4,8,16\}_\_ cells

- \$mux4\_\_=cost\_, \$mux8\_\_=cost\_, \$mux16\_\_=cost\_

Cover \$\_MUX\_ trees using the specified types of MUXes (with optional integer costs). If none of these options are given, the effect is the same as if all of them are.

Default costs: \$_MUX4_ = 220, \$_MUX8_ = 460, \$_MUX16_ = 940

- \$mux2\_\_=cost

Use the specified cost for \$\_MUX\_ cells when making covering decisions.

Default cost: \$_MUX_ = 100

- \$dmux\_\_=cost

Use the specified cost for \$\_MUX\_ cells used in decoders.

Default cost: 90

- \$nodecode

Do not insert decoder logic. This reduces the number of possible substitutions, but guarantees that the resulting circuit is not less efficient than the original circuit.

- \$nopartial

Do not consider mappings that use \$_MUX\_N>_ to select from less than <N> different signals.

6.4.131 muxpack - \$mux/$pmux cascades to \$pmux

muxpack [selection]

This pass converts cascaded chains of \$pmux cells (e.g. those create from case constructs) and \$mux cells (e.g. those created by if-else constructs) into \$pmux cells.

This optimisation is conservative --- it will only pack \$mux or \$pmux cells whose select lines are driven by \$eq cells with other such cells if it can be certain that their select inputs are mutually exclusive.
6.4.132 nlutmap - map to LUTs of different sizes

nlutmap [options] [selection]

This pass uses successive calls to 'abc' to map to an architecture. That provides a small number of differently sized LUTs.

-\texttt{luts N_1,N_2,N_3,...}
  The number of LUTs with 1, 2, 3, ... inputs that are available in the target architecture.

-\texttt{assert}
  Create an error if not all logic can be mapped

Excess logic that does not fit into the specified LUTs is mapped back to generic logic gates ($_\text{AND}_$, etc.).

6.4.133 onehot - optimize $eq$ cells for onehot signals

onehot [options] [selection]

This pass optimizes $eq$ cells that compare one-hot signals against constants

-\texttt{v, -vv}
  verbose output

6.4.134 opt - perform simple optimizations

opt [options] [selection]

This pass calls all the other opt_* passes in a useful order. This performs a series of trivial optimizations and cleanups. This pass executes the other passes in the following order:

\begin{itemize}
  \item \texttt{opt_expr [-mux_undef] [-mux_bool] [-undriven] [-noclkinv] [-fine] [-full] [-keepdc]}
  \item \texttt{opt_merge [-share_all] -nomux}
  \item do
    \item \texttt{opt_muxtree}
    \item \texttt{opt_reduce [-fine] [-full]}
    \item \texttt{opt_merge [-share_all]}
    \item \texttt{opt_share (-full only)}
    \item \texttt{opt_dff [-nodffe] [-nosdff] [-keepdc] [-sat] (except when called with -noff)}
    \item \texttt{opt_clean [-purge]}
    \item \texttt{opt_expr [-mux_undef] [-mux_bool] [-undriven] [-noclkinv] [-fine] [-full] [-keepdc]}
    \end{itemize}

\texttt{while <changed design>}

When called with -fast the following script is used instead:

(continues on next page)
do
    → keepdc]
    opt_merge [-share_all]
    opt_dff [-nodffe] [-nosdff] [-keepdc] [-sat] (except when called with -noff)
    opt_clean [-purge]
while <changed design in opt_dff>

Note: Options in square brackets (such as [-keepdc]) are passed through to
the opt_* commands when given to 'opt'.

6.4.135 opt_clean - remove unused cells and wires

opt_clean [options] [selection]

This pass identifies wires and cells that are unused and removes them. Other
passes often remove cells but leave the wires in the design or reconnect the
wires but leave the old cells in the design. This pass can be used to clean up
after the passes that do the actual work.

This pass only operates on completely selected modules without processes.

    -purge
    also remove internal nets if they have a public name

6.4.136 opt_demorgan - Optimize reductions with DeMorgan equivalents

opt_demorgan [selection]

This pass pushes inverters through $reduce_* cells if this will reduce the
overall gate count of the circuit

6.4.137 opt_dff - perform DFF optimizations

opt_dff [-nodffe] [-nosdff] [-keepdc] [-sat] [selection]

This pass converts flip-flops to a more suitable type by merging clock enables
and synchronous reset multiplexers, removing unused control inputs, or
potentially removes the flip-flop altogether, converting it to a constant
driver.

    -nodffe
    disables dff -> dffe conversion, and other transforms recognizing clock
    enable

    -nosdff
disables dff -> sdff conversion, and other transforms recognizing sync
resets

-simpliedffe
    only enables clock enable recognition transform for obvious cases

-sat
    additionally invoke SAT solver to detect and remove flip-flops (with
non-constant inputs) that can also be replaced with a constant driver

-keepdc
    some optimizations change the behavior of the circuit with respect to
don't-care bits. for example in 'a+0' a single x-bit in 'a' will cause
all result bits to be set to x. this behavior changes when 'a+0' is
replaced by 'a'. the -keepdc option disables all such optimizations.

6.4.138 opt_expr - perform const folding and simple expression rewriting

```
opt_expr [options] [selection]
```

This pass performs const folding on internal cell types with constant inputs.
It also performs some simple expression rewriting.

-`mux.Undef`
    remove 'undef' inputs from $mux, $pmux and $_MUX_ cells

-`mux.Bool`
    replace $mux cells with inverters or buffers when possible

-`undriven`
    replace undriven nets with undef (x) constants

-`noclkinv`
    do not optimize clock inverters by changing FF types

-`fine`
    perform fine-grain optimizations

-`full`
    alias for -`mux.Undef` -`mux.Bool` -`undriven` -`fine`

-`keepdc`
    some optimizations change the behavior of the circuit with respect to
don't-care bits. for example in 'a+0' a single x-bit in 'a' will cause
all result bits to be set to x. this behavior changes when 'a+0' is
replaced by 'a'. the -`keepdc` option disables all such optimizations.
6.4.139  opt_ffinv - push inverters through FFs

```
opt_ffinv [selection]
```

This pass pushes inverters to the other side of a FF when they can be merged into LUTs on the other side.

6.4.140  opt_lut - optimize LUT cells

```
opt_lut [options] [selection]
```

This pass combines cascaded $lut cells with unused inputs.

- `-tech ice40`
  treat the design as a LUT-mapped circuit for the iCE40 architecture and preserve connections to SB_CARRY as appropriate

- `-limit N`
  only perform the first N combines, then stop. useful for debugging.

6.4.141  opt_lut_ins - discard unused LUT inputs

```
opt_lut_ins [options] [selection]
```

This pass removes unused inputs from LUT cells (that is, inputs that can not influence the output signal given this LUT's value). While such LUTs cannot be directly emitted by ABC, they can be a result of various post-ABC transformations, such as mapping wide LUTs (not all sub-LUTs will use the full set of inputs) or optimizations such as xilinx_dffopt.

- `-tech <technology>`
  Instead of generic $lut cells, operate on LUT cells specific to the given technology. Valid values are: xilinx, lattice, gowin.

6.4.142  opt_mem - optimize memories

```
opt_mem [options] [selection]
```

This pass performs various optimizations on memories in the design.
6.4.143 **opt_mem_feedback** - convert memory read-to-write port feedback paths to write enables

```
opt_mem_feedback [selection]
```

This pass detects cases where an asynchronous read port is only connected via a mux tree to a write port with the same address. When such a connection is found, it is replaced with a new condition on an enable signal, allowing for removal of the read port.

6.4.144 **opt_mem_priority** - remove priority relations between write ports that can never collide

```
opt_mem_priority [selection]
```

This pass detects cases where one memory write port has priority over another even though they can never collide with each other -- ie. there can never be a situation where a given memory bit is written by both ports at the same time, for example because of always-different addresses, or mutually exclusive enable signals. In such cases, the priority relation is removed.

6.4.145 **opt_mem_widen** - optimize memories where all ports are wide

```
opt_mem_widen [options] [selection]
```

This pass looks for memories where all ports are wide and adjusts the base memory width up until that stops being the case.

6.4.146 **opt_merge** - consolidate identical cells

```
opt_merge [options] [selection]
```

This pass identifies cells with identical type and input signals. Such cells are then merged to one cell.

- `nomux`
  Do not merge MUX cells.

- `share_all`
  Operate on all cell types, not just built-in types.

- `keepdc`
  Do not merge flipflops with don't-care bits in their initial value.
6.4.147 opt_muxtree - eliminate dead trees in multiplexer trees

```
opt_muxtree [selection]
```

This pass analyzes the control signals for the multiplexer trees in the design and identifies inputs that can never be active. It then removes this dead branches from the multiplexer trees.

This pass only operates on completely selected modules without processes.

6.4.148 opt_reduce - simplify large MUXes and AND/OR gates

```
opt_reduce [options] [selection]
```

This pass performs two interlinked optimizations:

1. it consolidates trees of large AND gates or OR gates and eliminates duplicated inputs.

2. it identifies duplicated inputs to MUXes and replaces them with a single input with the original control signals OR'ed together.

   -fine
     perform fine-grain optimizations

   -full
     alias for -fine

6.4.149 opt_share - merge mutually exclusive cells of the same type that share an input signal

```
opt_share [selection]
```

This pass identifies mutually exclusive cells of the same type that:

(a) share an input signal,
(b) drive the same $mux, $_MUX_, or $pmux multiplexing cell,

allowing the cell to be merged and the multiplexer to be moved from multiplexing its output to multiplexing the non-shared input signals.
6.4.150 paramap - renaming cell parameters

```
paramap [options] [selection]
```

This command renames cell parameters and/or maps key/value pairs to other key/value pairs.

- **-tocase <name>**
  Match attribute names case-insensitively and set it to the specified name.

- **-rename <old_name> <new_name>**
  Rename attributes as specified

- **-map <old_name>=<old_value> <new_name>=<new_value>**
  Map key/value pairs as indicated.

- **-imap <old_name>=<old_value> <new_name>=<new_value>**
  Like -map, but use case-insensitive match for <old_value> when it is a string value.

- **-remove <name>=<value>**
  Remove attributes matching this pattern.

For example, mapping Diamond-style ECP5 "init" attributes to Yosys-style:

```
paramap -tocase INIT t:LUT4
```

6.4.151 peepopt - collection of peephole optimizers

```
peepopt [options] [selection]
```

This pass applies a collection of peephole optimizers to the current design.

This pass employs the following rules:

* **muldiv** - Replace \((A \times B)/B\) with \(A\)

* **shiftmul** - Replace \(A<<(B\times C)\) with \(A'<<(B<<K)\) where \(C\) and \(K\) are constants and \(A'\) is derived from \(A\) by appropriately inserting padding into the signal. (right variant)

  Analogously, replace \(A<<(B\times C)\) with appropriate selection of output bits from \(A<<(B<<K)\). (left variant)

* **shiftadd** - Replace \(A>>(B+D)\) with \((A'>>D)>>B\) where \(D\) is constant and \(A'\) is derived from \(A\) by padding or cutting inaccessible bits.

  Scratchpad: 'peepopt.shiftadd.max_data_multiple' (default: 2) limits the amount of padding to a multiple of the data, to avoid high resource usage from large temporary MUX trees.
6.4.152 plugin - load and list loaded plugins

```
plugin [options]
```

Load and list loaded plugins.

```
-i <plugin_filename>
    Load (install) the specified plugin.

-a <alias_name>
    Register the specified alias name for the loaded plugin

-l
    List loaded plugins
```

6.4.153 pmux2shiftx - transform $pmux cells to $shiftx cells

```
pmux2shiftx [options] [selection]
```

This pass transforms $pmux cells to $shiftx cells.

```
-v, -vv
    verbose output

-min_density <percentage>
    specifies the minimum density for the shifter
    default: 50

-min_choices <int>
    specified the minimum number of choices for a control signal
    default: 3

-onehot ignore|pmux|shiftx
    select strategy for one-hot encoded control signals
    default: pmux

-norange
    disable $sub inference for "range decoders"
```

6.4.154 pmuxtree - transform $pmux cells to trees of $mux cells

```
pmuxtree [selection]
```

This pass transforms $pmux cells to trees of $mux cells.
6.4.155 portlist - list (top-level) ports

```
  portlist [options] [selection]
```

This command lists all module ports found in the selected modules.
If no selection is provided then it lists the ports on the top module.

```
  -m
  print verilog blackbox module definitions instead of port lists
```

6.4.156 prep - generic synthesis script

```
  prep [options]
```

This command runs a conservative RTL synthesis. A typical application for this is the preparation stage of a verification flow. This command does not operate on partly selected designs.

```
  -top <module>
  use the specified module as top module (default='top')

  -auto-top
  automatically determine the top of the design hierarchy

  -flatten
  flatten the design before synthesis. this will pass '-auto-top' to 'hierarchy' if no top module is specified.

  -ifx
  passed to 'proc'. uses verilog simulation behavior for verilog if/case undef handling. this also prevents 'wreduce' from being run.

  -memx
  simulate verilog simulation behavior for out-of-bounds memory accesses using the 'memory_memx' pass.

  -nomem
  do not run any of the memory_* passes

  -rdff
  call 'memory_dff'. This enables merging of FFs into memory read ports.

  -nokeepdc
  do not call opt_* with -keepdc

  -run <from_label>:<to_label>
  only run the commands between the labels (see below). an empty from label is synonymous to 'begin', and empty to label is synonymous to the end of the command list.
```

(continues on next page)
The following commands are executed by this synthesis command:

begin:
    hierarchy -check [-top <top> | -auto-top]

coarse:
    proc [-ifx]
    flatten (if -flatten)
    future
    opt_expr -keepdc
    opt_clean
    check
    opt -noff -keepdc
    wreduce -keepdc [-memx]
    memory_diff (if -rdff)
    memory_memx (if -memx)
    opt_clean
    memory_collect
    opt -noff -keepdc -fast

check:
    stat
    check

6.4.157 printattrs - print attributes of selected objects

printattrs [selection]

Print all attributes of the selected objects.

6.4.158 proc - translate processes to netlists

proc [options] [selection]

This pass calls all the other proc_ passes in the most common order.

proc_clean
proc_rmdead
proc_prune
proc_init
proc_arst
proc_rom
proc_mux
proc_dilatch
proc_diff
proc_memwr
proc_clean

(continues on next page)
This replaces the processes in the design with multiplexers, flip-flops and latches.

The following options are supported:

- **-nomux**
  Will omit the proc_mux pass.

- **-norom**
  Will omit the proc_rom pass.

- **-global_arst [!]<netname>**
  This option is passed through to proc_arst.

- **-ifx**
  This option is passed through to proc_mux. proc_rmdead is not executed in -ifx mode.

- **-noopt**
  Will omit the opt_expr pass.

---

### 6.4.159 proc_arst - detect asynchronous resets

```
proc_arst [-global_arst [!]<netname>] [selection]
```

This pass identifies asynchronous resets in the processes and converts them to a different internal representation that is suitable for generating flip-flop cells with asynchronous resets.

- **-global_arst [!]<netname>**
  In modules that have a net with the given name, use this net as async reset for registers that have been assign initial values in their declaration (`'reg foobar = constant_value;}`). Use the `!' modifier for active low reset signals. Note: the frontend stores the default value in the 'init' attribute on the net.

---

### 6.4.160 proc_clean - remove empty parts of processes

```
proc_clean [options] [selection]
```

- **-quiet**
  do not print any messages.

This pass removes empty parts of processes and ultimately removes a process if it contains only empty structures.
### 6.4.161 proc_dff - extract flip-flops from processes

```
proc_dff [selection]
```

This pass identifies flip-flops in the processes and converts them to d-type flip-flop cells.

### 6.4.162 proc_dlatch - extract latches from processes

```
proc_dlatch [selection]
```

This pass identifies latches in the processes and converts them to d-type latches.

### 6.4.163 proc_init - convert initial block to init attributes

```
proc_init [selection]
```

This pass extracts the 'init' actions from processes (generated from Verilog 'initial' blocks) and sets the initial value to the 'init' attribute on the respective wire.

### 6.4.164 proc_memwr - extract memory writes from processes

```
proc_memwr [selection]
```

This pass converts memory writes in processes into $memwr cells.

### 6.4.165 proc_mux - convert decision trees to multiplexers

```
proc_mux [options] [selection]
```

This pass converts the decision trees in processes (originating from if-else and case statements) to trees of multiplexer cells.

```
-ify
    Use Verilog simulation behavior with respect to undef values in 'case' expressions and 'if' conditions.
```
6.4.166 proc_prune - remove redundant assignments

proc_prune [selection]

This pass identifies assignments in processes that are always overwritten by a later assignment to the same signal and removes them.

6.4.167 proc_rmdead - eliminate dead trees in decision trees

proc_rmdead [selection]

This pass identifies unreachable branches in decision trees and removes them.

6.4.168 proc_rom - convert switches to ROMs

proc_rom [selection]

This pass converts switches into read-only memories when appropriate.

6.4.169 qbfsat - solve a 2QBF-SAT problem in the circuit

qbfsat [options] [selection]

This command solves an "exists-forall" 2QBF-SAT problem defined over the currently selected module. Existentially-quantified variables are declared by assigning a wire "$anyconst". Universally-quantified variables may be explicitly declared by assigning a wire "$allconst", but module inputs will be treated as universally-quantified variables by default.

- nocleanup
  Do not delete temporary files and directories. Useful for debugging.

- dump-final-smt2 <file>
  Pass the --dump-smt2 option to yosys-smtbmc.

- assume-outputs
  Add an "$assume" cell for the conjunction of all one-bit module output wires.

- assume-negative-polarity
  When adding $assume cells for one-bit module output wires, assume they are negative polarity signals and should always be low, for example like the miters created with the `miter` command.

- nooptimize
  Ignore "\minimize" and "\maximize" attributes, do not emit "(maximize)" or "(minimize)" in the SMT-LIBv2, and generally make no attempt to optimize anything.
If a wire is marked with the "\minimize" or "\maximize" attribute, do not attempt to optimize that value with the default iterated solving and threshold bisection approach. Instead, have yosys-smtbmc emit a "(minimize)" or "(maximize)" command in the SMT-LIBv2 output and hope that the solver supports optimizing quantified bitvector problems.

```
-solver <solver>
Use a particular solver. Choose one of: "z3", "yices", "cvc4" and "cvc5". (default: yices)

-solver-option <name> <value>
Set the specified solver option in the SMT-LIBv2 problem file.

-timeout <value>
Set the per-iteration timeout in seconds. (default: no timeout)

-O0, -O1, -O2
Control the use of ABC to simplify the QBF-SAT problem before solving.

-sat
Generate an error if the solver does not return "sat".

-unsat
Generate an error if the solver does not return "unsat".

-show-smtbmc
Print the output from yosys-smtbmc.

-specialize
If the problem is satisfiable, replace each "$anyconst" cell with its corresponding constant value from the model produced by the solver.

-specialize-from-file <solution file>
Do not run the solver, but instead only attempt to replace each "$anyconst" cell in the current module with a constant value provided by the specified file.

-write-solution <solution file>
If the problem is satisfiable, write the corresponding constant value for each "$anyconst" cell from the model produced by the solver to the specified file.
```
6.4.170 ql_bram_merge - Infers QuickLogic k6n10f BRAM pairs that can operate independently

ql_bram_merge [selection]

This pass identifies k6n10f 18K BRAM cells and packs pairs of them together into a TDP36K cell operating in split mode.

6.4.171 ql_bram_types - Change TDP36K type to subtypes

ql_bram_types [selection]

This pass changes the type of TDP36K cells to different types based on the configuration of the cell.

6.4.172 ql_dsp_io_regs - change types of QL_DSP2 depending on configuration

ql_dsp_io_regs [options] [selection]

This pass looks for QL_DSP2 cells and changes their cell type depending on their configuration.

6.4.173 ql_dsp_macc - infer QuickLogic multiplier-accumulator DSP cells

ql_dsp_macc [selection]

This pass looks for a multiply-accumulate pattern based on which it infers a QuickLogic DSP cell.

6.4.174 ql_dsp_simd - merge QuickLogic K6N10f DSP pairs to operate in SIMD mode

ql_dsp_simd [selection]

This pass identifies K6N10f DSP cells with identical configuration and pack pairs of them together into other DSP cells that can perform SIMD operation.

6.4.175 qwp - quadratic wirelength placer

qwp [options] [selection]

This command runs quadratic wirelength placement on the selected modules and annotates the cells in the design with 'qwp_position' attributes.

- ltr

(continues on next page)
Add left-to-right constraints: constrain all inputs on the left border outputs to the right border.

-alpha
Add constraints for inputs/outputs to be placed in alphanumerical order along the y-axis (top-to-bottom).

-grid N
Number of grid divisions in x- and y-direction. (default=16)

-dump <html_file_name>
Dump a protocol of the placement algorithm to the html file.

-v
Verbose solver output for profiling or debugging

Note: This implementation of a quadratic wirelength placer uses exact dense matrix operations. It is only a toy-placer for small circuits.

6.4.176 read - load HDL designs

read {-vlog95|-vlog2k|-sv2005|-sv2009|-sv2012|-sv|-formal} <verilog-file>..
Load the specified Verilog/SystemVerilog files. (Full SystemVerilog support is only available via Verific.)

Additional -D<macro>[=<value>] options may be added after the option indicating the language version (and before file names) to set additional verilog defines.

read {-vhdl87|-vhdl93|-vhdl2k|-vhdl2008|-vhdl2019|-vhdl} <vhdl-file>..
Load the specified VHDL files. (Requires Verific.)

read {-edif} <edif-file>..
Load the specified EDIF files. (Requires Verific.)

read {-liberty} <liberty-file>..
Load the specified Liberty files.

-lib
only create empty blackbox modules

read {-f|-F} <command-file>
Load and execute the specified command file. (Requires Verific.)
Check verific command for more information about supported commands in file.

```
read -define <macro>[=<value>]..
```

Set global Verilog/SystemVerilog defines.

```
read -undef <macro>..
```

Unset global Verilog/SystemVerilog defines.

```
read -incdir <directory>
```

Add directory to global Verilog/SystemVerilog include directories.

```
read -verific
read -noverific
```

Subsequent calls to 'read' will either use or not use Verific. Calling 'read'
with -verific will result in an error on Yosys binaries that are built without
Verific support. The default is to use Verific if it is available.

---

**6.4.177 read_aiger - read AIGER file**

```
read_aiger [options] [filename]
```

Load module from an AIGER file into the current design.

- `-module_name <module_name>`
  name of module to be created (default: <filename>)

- `-clk_name <wire_name>`
  if specified, AIGER latches to be transformed into $DFF_P_ cells
clocked by wire of this name. otherwise, $FF_ cells will be used

- `-map <filename>`
  read file with port and latch symbols

- `-wideports`
  merge ports that match the pattern 'name[int]' into a single
  multi-bit port 'name'

- `-xaiger`
  read XAIGER extensions
6.4.178 read_blif - read BLIF file

read_blif [options] [filename]

Load modules from a BLIF file into the current design.

- sop
  Create $sop cells instead of $lut cells

- wideports
  Merge ports that match the pattern 'name[int]' into a single
  multi-bit port 'name'.

6.4.179 read_ilang - (deprecated) alias of read_rtlil

See `help read_rtlil`.

6.4.180 read_json - read JSON file

read_json [filename]

Load modules from a JSON file into the current design. See "help write_json"
for a description of the file format.

6.4.181 read_liberty - read cells from liberty file

read_liberty [filename]

Read cells from liberty file as modules into current design.

- lib
  only create empty blackbox modules

- wb
  mark imported cells as whiteboxes

- nooverwrite
  ignore re-definitions of modules. (the default behavior is to
  create an error message if the existing module is not a blackbox
  module, and overwrite the existing module if it is a blackbox module.)

- overwrite
  overwrite existing modules with the same name

- ignore_miss_func
  ignore cells with missing function specification of outputs

- ignore_miss_dir

(continues on next page)
ignore cells with a missing or invalid direction specification on a pin

-ignore_miss_data_latch
ignore latches with missing data and/or enable pins

-setattr <attribute_name>
set the specified attribute (to the value 1) on all loaded modules

6.4.182 read_rtlil - read modules from RTLIL file

read_rtlil [filename]
Load modules from an RTLIL file to the current design. (RTLIL is a text representation of a design in yosys's internal format.)

-nooverwrite
ignore re-definitions of modules. (the default behavior is to create an error message if the existing module is not a blackbox module, and overwrite the existing module if it is a blackbox module.)

-overwrite
overwrite existing modules with the same name

-lib
only create empty blackbox modules

6.4.183 read_verilog - read modules from Verilog file

read_verilog [options] [filename]
Load modules from a Verilog file to the current design. A large subset of Verilog-2005 is supported.

-sv
enable support for SystemVerilog features. (only a small subset of SystemVerilog is supported)

-formal
enable support for SystemVerilog assertions and some Yosys extensions replace the implicit -D SYNTHESIS with -D FORMAL

-nosynthesis
don’t add implicit -D SYNTHESIS

-noassert
ignore assert() statements

-noassume

(continues on next page)
ignore assume() statements

-norestrict
  ignore restrict() statements

-assume-asserts
  treat all assert() statements like assume() statements

-assert-assumes
  treat all assume() statements like assert() statements

-nodisplay
  suppress output from display system tasks ($display et. al). This does not affect the output from a later 'sim' command.

-debug
  alias for -dump_ast1 -dump_ast2 -dump_vlog1 -dump_vlog2 -yydebug

-dump_ast1
  dump abstract syntax tree (before simplification)

-dump_ast2
  dump abstract syntax tree (after simplification)

-no_dump_ptr
  do not include hex memory addresses in dump (easier to diff dumps)

-dump_vlog1
  dump ast as Verilog code (before simplification)

-dump_vlog2
  dump ast as Verilog code (after simplification)

-dump_rtlil
  dump generated RTLIL netlist

-yydebug
  enable parser debug output

-nolatches
  usually latches are synthesized into logic loops
  this option prohibits this and sets the output to 'x'
  in what would be the latches hold condition

  this behavior can also be achieved by setting the
  'nolatches' attribute on the respective module or
  always block.

-nomem2reg
  under certain conditions memories are converted to registers
  early during simplification to ensure correct handling of
  complex corner cases. this option disables this behavior.
this can also be achieved by setting the 'nomem2reg'
attribute on the respective module or register.

This is potentially dangerous. Usually the front-end has good
reasons for converting an array to a list of registers.
Prohibiting this step will likely result in incorrect synthesis
results.

-mem2reg
    always convert memories to registers. this can also be
achieved by setting the 'mem2reg' attribute on the respective
module or register.

-nomeminit
    do not infer $meminit cells and instead convert initialized
memories to registers directly in the front-end.

-ppdump
    dump Verilog code after pre-processor

-nopp
    do not run the pre-processor

-nodpi
    disable DPI-C support

-nobackbox
    do not automatically add a (* blackbox *) attribute to an
empty module.

-lib
    only create empty blackbox modules. This implies -DBLACKBOX.
modules with the (* whitebox *) attribute will be preserved.
(* lib_whitebox *) will be treated like (* whitebox *).

-nowb
    delete (* whitebox *) and (* lib_whitebox *) attributes from
all modules.

-specify
    parse and import specify blocks

-noopt
    don't perform basic optimizations (such as const folding) in the
high-level front-end.

-icells
    interpret cell types starting with '$' as internal cell types

-pwires
    add a wire for each module parameter

(continues on next page)
-nooverwrite
  ignore re-definitions of modules. (the default behavior is to
  create an error message if the existing module is not a black box
  module, and overwrite the existing module otherwise.)

-overwrite
  overwrite existing modules with the same name

-defer
  only read the abstract syntax tree and defer actual compilation
  to a later 'hierarchy' command. Useful in cases where the default
  parameters of modules yield invalid or not synthesizable code.

-noautowire
  make the default of `default_nettype be "none" instead of "wire".

-setattr <attribute_name>
  set the specified attribute (to the value 1) on all loaded modules

-Dname[=definition]
  define the preprocessor symbol 'name' and set its optional value
  'definition'

-Idir
  add 'dir' to the directories which are used when searching include
  files

The command 'verilog_defaults' can be used to register default options for
subsequent calls to 'read_verilog'.

Note that the Verilog frontend does a pretty good job of processing valid
verilog input, but has not very good error reporting. It generally is
recommended to use a simulator (for example Icarus Verilog) for checking
the syntax of the code, rather than to rely on read_verilog for that.

Depending on if read_verilog is run in -formal mode, either the macro
SYNTHESIS or FORMAL is defined automatically, unless -nosynthesis is used.
In addition, read_verilog always defines the macro YOSYS.

See the Yosys README file for a list of non-standard Verilog features
supported by the Yosys Verilog front-end.
6.4.184 recover_names - Execute a lossy mapping command and recover original net-names

```
recover_names [command]
```

This pass executes a lossy mapping command and uses a combination of simulation to find candidate equivalences and SAT to recover exact original net names.

6.4.185 rename - rename object in the design

```
rename old_name new_name
```

Rename the specified object. Note that selection patterns are not supported by this command.

```
rename -output old_name new_name
```

Like above, but also make the wire an output. This will fail if the object is not a wire.

```
rename -src [selection]
```

Assign names auto-generated from the src attribute to all selected wires and cells with private names.

```
rename -wire [selection] [-suffix <suffix>]
```

Assign auto-generated names based on the wires they drive to all selected cells with private names. Ignores cells driving privately named wires. By default, the cell is named after the wire with the cell type as suffix. The -suffix option can be used to set the suffix to the given string instead.

```
rename -enumerate [-pattern <pattern>] [selection]
```

Assign short auto-generated names to all selected wires and cells with private names. The -pattern option can be used to set the pattern for the new names. The character `%` in the pattern is replaced with a integer number. The default pattern is `_%_`.

```
rename -witness
```

Assigns auto-generated names to all $any*/$all* output wires and containing cells that do not have a public name. This ensures that, during formal verification, a solver-found trace can be fully specified using a public hierarchical names.

(continues on next page)
rename -hide [selection]

Assign private names (the ones with $-prefix) to all selected wires and cells with public names. This ignores all selected ports.

rename -top new_name

Rename top module.

rename -scramble-name [-seed <seed>] [selection]

Assign randomly-generated names to all selected wires and cells. The seed option can be used to change the random number generator seed from the default, but it must be non-zero.

6.4.186  rmports - remove module ports with no connections

rmports [selection]

This pass identifies ports in the selected modules which are not used or driven and removes them.

6.4.187  sat - solve a SAT problem in the circuit

sat [options] [selection]

This command solves a SAT problem defined over the currently selected circuit and additional constraints passed as parameters.

-all
  show all solutions to the problem (this can grow exponentially, use -max <N> instead to get <N> solutions)

-max <N>
  like -all, but limit number of solutions to <N>

-enable_undef
  enable modeling of undef value (aka 'x-bits')
  this option is implied by -set-def, -set-undef et. cetera

-max_undef
  maximize the number of undef bits in solutions, giving a better picture of which input bits are actually vital to the solution

-set <signal> <value>
set the specified signal to the specified value.

- **set-def** `<signal>`
  add a constraint that all bits of the given signal must be defined

- **set-any-undef** `<signal>`
  add a constraint that at least one bit of the given signal is undefined

- **set-all-undef** `<signal>`
  add a constraint that all bits of the given signal are undefined

- **set-def-inputs**
  add `set-def` constraints for all module inputs

- **set-def-formal**
  add `set-def` constraints for formal `$anyinit`, `$anyconst`, `$anyseq` cells

- **show** `<signal>`
  show the model for the specified signal. if no `show` option is passed then a set of signals to be shown is automatically selected.

- **show-inputs**, **show-outputs**, **show-ports**
  add all module (input/output) ports to the list of shown signals

- **show-regs**, **show-public**, **show-all**
  show all registers, show signals with 'public' names, show all signals

- **ignore_div_by_zero**
  ignore all solutions that involve a division by zero

- **ignore_unknown_cells**
  ignore all cells that can not be matched to a SAT model

The following options can be used to set up a sequential problem:

- **seq** `<N>`
  set up a sequential problem with `<N>` time steps. The steps will be numbered from 1 to `<N>`.

  note: for large `<N>` it can be significantly faster to use `-tempinduct-baseonly -maxsteps <N>` instead of `-seq <N>`.

- **set-at** `<N> <signal> <value>`

- **unset-at** `<N> <signal>`
  set or unset the specified signal to the specified value in the given timestep. this has priority over a `set` for the same signal.

- **set-assumes**
  set all assumptions provided via `$assume` cells

- **set-def-at** `<N> <signal>`

- **set-any-undef-at** `<N> <signal>`
-set-all-undef-at <N> <signal>
  add undef constraints in the given timestep.

-set-init <signal> <value>
  set the initial value for the register driving the signal to the value

-set-init-undef
  set all initial states (not set using -set-init) to undef

-set-init-def
  do not force a value for the initial state but do not allow undef

-set-init-zero
  set all initial states (not set using -set-init) to zero

-dump_vcd <vcd-file-name>
  dump SAT model (counter example in proof) to VCD file

-dump_json <json-file-name>
  dump SAT model (counter example in proof) to a WaveJSON file.

-dump_cnf <cnf-file-name>
  dump CNF of SAT problem (in DIMACS format). in temporal induction proofs this is the CNF of the first induction step.

The following additional options can be used to set up a proof. If also -seq is passed, a temporal induction proof is performed.

-tempinduct
  Perform a temporal induction proof. In a temporal induction proof it is proven that the condition holds forever after the number of time steps specified using -seq.

-tempinduct-def
  Perform a temporal induction proof. Assume an initial state with all registers set to defined values for the induction step.

-tempinduct-baseonly
  Run only the basecase half of temporal induction (requires -maxsteps)

-tempinduct-inductonly
  Run only the induction half of temporal induction

-tempinduct-skip <N>
  Skip the first <N> steps of the induction proof.
  note: this will assume that the base case holds for <N> steps. this must be proven independently with "-tempinduct-baseonly -maxsteps <N>". Use -initsteps if you just want to set a minimal induction length.

-prove <signal> <value>
Attempt to proof that `<signal>` is always `<value>`.

- **prove-x `<signal>` `<value>`**
  Like `-prove`, but an undef (x) bit in the lhs matches any value on the right hand side. Useful for equivalence checking.

- **prove-asserts**
  Prove that all asserts in the design hold.

- **prove-skip `<N>`**
  Do not enforce the prove-condition for the first `<N>` time steps.

- **maxsteps `<N>`**
  Set a maximum length for the induction.

- **initsteps `<N>`**
  Set initial length for the induction.
  This will speed up the search of the right induction length for deep induction proofs.

- **stepsize `<N>`**
  Increase the size of the induction proof in steps of `<N>`.
  This will speed up the search of the right induction length for deep induction proofs.

- **timeout `<N>`**
  Maximum number of seconds a single SAT instance may take.

- **verify**
  Return an error and stop the synthesis script if the proof fails.

- **verify-no-timeout**
  Like `-verify` but do not return an error for timeouts.

- **falsify**
  Return an error and stop the synthesis script if the proof succeeds.

- **falsify-no-timeout**
  Like `-falsify` but do not return an error for timeouts.

### 6.4.188 scatter - add additional intermediate nets

**scatter [selection]**

This command adds additional intermediate nets on all cell ports. This is used for testing the correct use of the SigMap helper in passes. If you don't know what this means: don't worry -- you only need this pass when testing your own extensions to Yosys.

Use the opt_clean command to get rid of the additional nets.
6.4.189 scc - detect strongly connected components (logic loops)

```bash
scc [options] [selection]
```

This command identifies strongly connected components (aka logic loops) in the design.

- `expect <num>`
  expect to find exactly `<num>` SCCs. A different number of SCCs will produce an error.

- `max_depth <num>`
  limit to loops not longer than the specified number of cells. This can e.g. be useful in identifying small local loops in a module that implements one large SCC.

- `nofeedback`
  do not count cells that have their output fed back into one of their inputs as single-cell scc.

- `all_cell_types`
  Usually this command only considers internal non-memory cells. With this option set, all cells are considered. For unknown cells all ports are assumed to be bidirectional 'inout' ports.

- `set_attr <name> <value>`
  set the specified attribute on all cells that are part of a logic loop. the special token {} in the value is replaced with a unique identifier for the logic loop.

- `select`
  replace the current selection with a selection of all cells and wires that are part of a found logic loop

- `specify`
  examine specify rules to detect logic loops in whitebox/blackbox cells

6.4.190 scratchpad - get/set values in the scratchpad

```bash
scratchpad [options]
```

This pass allows to read and modify values from the scratchpad of the current design. Options:

- `get <identifier>`
  print the value saved in the scratchpad under the given identifier.

- `set <identifier> <value>`
  save the given value in the scratchpad under the given identifier.

- `unset <identifier>`

(continues on next page)
remove the entry for the given identifier from the scratchpad.

-**copy** `<identifier_from>` `<identifier_to>`
  copy the value of the first identifier to the second identifier.

-**assert** `<identifier>` `<value>`
  assert that the entry for the given identifier is set to the given value.

-**assert-set** `<identifier>`
  assert that the entry for the given identifier exists.

-**assert-unset** `<identifier>`
  assert that the entry for the given identifier does not exist.

The identifier may not contain whitespace. By convention, it is usually prefixed by the name of the pass that uses it, e.g. 'opt.did_something'. If the value contains whitespace, it must be enclosed in double quotes.

### 6.4.191 script - execute commands from file or wire

**script** `<filename>` [ `<from_label>:<to_label>` ]
**script** `-scriptwire` [ `<selection>` ]

This command executes the yosys commands in the specified file (default behaviour), or commands embedded in the constant text value connected to the selected wires.

In the default (file) case, the 2nd argument can be used to only execute the section of the file between the specified labels. An empty from label is synonymous with the beginning of the file and an empty to label is synonymous with the end of the file.

If only one label is specified (without ':') then only the block marked with that label (until the next label) is executed.

In "-scriptwire" mode, the commands on the selected wire(s) will be executed in the scope of (and thus, relative to) the wires' owning module(s). This '-module' mode can be exited by using the 'cd' command.

### 6.4.192 select - modify and view the list of selected objects

**select** [ -add | -del | -set `<name>` ] { `-read` `<filename>` | `<selection>` }
**select** [ -unset `<name>` ]
**select** [ `<assert_option>` ] { `-read` `<filename>` | `<selection>` }
**select** [ -list | -write `<filename>` | -count | -clear ]
**select** `-module` `<modname>`

Most commands use the list of currently selected objects to determine which part

(continues on next page)
of the design to operate on. This command can be used to modify and view this list of selected objects.

Note that many commands support an optional [selection] argument that can be used to override the global selection for the command. The syntax of this optional argument is identical to the syntax of the <selection> argument described here.

- **-add, -del**
  add or remove the given objects to the current selection. without this options the current selection is replaced.

- **-set <name>**
  do not modify the current selection. instead save the new selection under the given name (see @<name> below). to save the current selection, use "select -set <name> %"

- **-unset <name>**
  do not modify the current selection. instead remove a previously saved selection under the given name (see @<name> below).

- **-assert-none**
  do not modify the current selection. instead assert that the given selection is empty. i.e. produce an error if any object or module matching the selection is found.

- **-assert-any**
  do not modify the current selection. instead assert that the given selection is non-empty. i.e. produce an error if no object or module matching the selection is found.

- **-assert-mod-count N**
  do not modify the current selection. instead assert that the given selection contains exactly N modules (partially or fully selected).

- **-assert-count N**
  do not modify the current selection. instead assert that the given selection contains exactly N objects.

- **-assert-max N**
  do not modify the current selection. instead assert that the given selection contains less than or exactly N objects.

- **-assert-min N**
  do not modify the current selection. instead assert that the given selection contains at least N objects.

- **-list**
  list all objects in the current selection

- **-write <filename>**
  like -list but write the output to the specified file
-read <filename>
   read the specified file (written by -write)

-count
   count all objects in the current selection

-clear
   clear the current selection. this effectively selects the whole
design. it also resets the selected module (see -module). use the
command 'select *' to select everything but stay in the current module.

-none
   create an empty selection. the current module is unchanged.

-module <modname>
   limit the current scope to the specified module.
the difference between this and simply selecting the module
is that all object names are interpreted relative to this
module after this command until the selection is cleared again.

When this command is called without an argument, the current selection
is displayed in a compact form (i.e. only the module name when a whole module
is selected).

The <selection> argument itself is a series of commands for a simple stack
machine. Each element on the stack represents a set of selected objects.
After this commands have been executed, the union of all remaining sets
on the stack is computed and used as selection for the command.

Pushing (selecting) object when not in -module mode:

   <mod_pattern>
   select the specified module(s)

   <mod_pattern>/<obj_pattern>
   select the specified object(s) from the module(s)

Pushing (selecting) object when in -module mode:

   <obj_pattern>
   select the specified object(s) from the current module

By default, patterns will not match black/white-box modules or their
contents. To include such objects, prefix the pattern with '='.

A <mod_pattern> can be a module name, wildcard expression (*, ?, [..])
matching module names, or one of the following:

   A:<pattern>, A:<pattern>=<pattern>
   all modules with an attribute matching the given pattern
   in addition to = also <, <=, >, and > are supported
N: <pattern>
   all modules with a name matching the given pattern
   (i.e. 'N:' is optional as it is the default matching rule)

An <obj_pattern> can be an object name, wildcard expression, or one of the following:

w: <pattern>
   all wires with a name matching the given wildcard pattern

i: <pattern>, o: <pattern>, x: <pattern>
   all inputs (i:), outputs (o:) or any ports (x:) with matching names

s: <size>, s: <min>: <max>
   all wires with a matching width

m: <pattern>
   all memories with a name matching the given pattern

c: <pattern>
   all cells with a name matching the given pattern

t: <pattern>
   all cells with a type matching the given pattern

p: <pattern>
   all processes with a name matching the given pattern

a: <pattern>
   all objects with an attribute name matching the given pattern

a: <pattern>=<pattern>
   all objects with a matching attribute name-value pair.
   In addition to = also <, <=, =, and > are supported

r: <pattern>, r: <pattern>=<pattern>
   cells with matching parameters. also with <, <=, =, and >.

n: <pattern>
   all objects with a name matching the given pattern
   (i.e. 'n:' is optional as it is the default matching rule)

@<name>
   push the selection saved prior with 'select -set <name> ...'

The following actions can be performed on the top sets on the stack:

%    push a copy of the current selection to the stack
%

(continues on next page)
replace the stack with a union of all elements on it

%n
replace top set with its invert

%u
replace the two top sets on the stack with their union

%i
replace the two top sets on the stack with their intersection

%d
pop the top set from the stack and subtract it from the new top

%D
like %d but swap the roles of two top sets on the stack

%c
create a copy of the top set from the stack and push it

%<num1>[<num2>][.][.<rule>[:<rule>..]]
expand top set <num1> num times according to the specified rules.
(i.e. select all cells connected to selected wires and select all wires connected to selected cells) The rules specify which cell ports to use for this. the syntax for a rule is a '-' for exclusion and a '+' for inclusion, followed by an optional comma separated list of cell types followed by an optional comma separated list of cell ports in square brackets. a rule can also be just a cell or wire name that limits the expansion (is included but does not go beyond). select at most <num2> objects. a warning message is printed when this limit is reached. When '*' is used instead of <num1> then the process is repeated until no further object are selected.

%ci[<num1>[<num2>][.][.<rule>[:<rule>..]]
%co[<num1>[<num2>][.][.<rule>[:<rule>..]]
similar to %x, but only select input (%ci) or output cones (%co)

%xe[...] %cie[...] %coe
like %x, %ci, and %co but only consider combinatorial cells

%a
expand top set by selecting all wires that are (at least in part) aliases for selected wires.

%s
expand top set by adding all modules that implement cells in selected modules

%m
expand top set by selecting all modules that contain selected objects

%M
(continues on next page)
select modules that implement selected cells

%C
select cells that implement selected modules

%R[<num>]
select <num> random objects from top selection (default 1)

Example: the following command selects all wires that are connected to a 'GATE' input of a 'SWITCH' cell:

select */t:SWITCH %x:+[GATE] */t:SWITCH %d

6.4.193 setattr - set/unset attributes on objects

setattr [ -mod ] [ -set name value | -unset name ]... [selection]
Set/unset the given attributes on the selected objects. String values must be passed in double quotes (").
When called with -mod, this command will set and unset attributes on modules instead of objects within modules.

6.4.194 setparam - set/unset parameters on objects

setparam [ -type cell_type ] [ -set name value | -unset name ]... [selection]
Set/unset the given parameters on the selected cells. String values must be passed in double quotes (").
The -type option can be used to change the cell type of the selected cells.

6.4.195 setundef - replace undef values with defined constants

setundef [options] [selection]
This command replaces undef (x) constants with defined (0/1) constants.
-undriven
  also set undriven nets to constant values
-expose
  also expose undriven nets as inputs (use with -undriven)
-zero
  replace with bits cleared (0)
-one
  replace with bits set (1)

-undef
  replace with undef (x) bits, may be used with -undriven

-anyseq
  replace with $anyseq drivers (for formal)

-anyconst
  replace with $anyconst drivers (for formal)

-random <seed>
  replace with random bits using the specified integer as seed
  value for the random number generator.

-init
  also create/update init values for flip-flops

-params
  replace undef in cell parameters

6.4.196 share - perform sat-based resource sharing

share [options] [selection]

This pass merges shareable resources into a single resource. A SAT solver
is used to determine if two resources are share-able.

-force
  Per default the selection of cells that is considered for sharing is
  narrowed using a list of cell types. With this option all selected
  cells are considered for resource sharing.

  IMPORTANT NOTE: If the -all option is used then no cells with internal
  state must be selected!

-aggressive
  Per default some heuristics are used to reduce the number of cells
  considered for resource sharing to only large resources. This options
  turns this heuristics off, resulting in much more cells being considered
  for resource sharing.

-fast
  Only consider the simple part of the control logic in SAT solving, resulting
  in much easier SAT problems at the cost of maybe missing some opportunities
  for resource sharing.

-limit N
  Only perform the first N merges, then stop. This is useful for debugging.
6.4.197 shell - enter interactive command mode

shell

This command enters the interactive command mode. This can be useful in a script to interrupt the script at a certain point and allow for interactive inspection or manual synthesis of the design at this point.

The command prompt of the interactive shell indicates the current selection (see 'help select'):

- `yosys>` the entire design is selected
- `yosys*>` only part of the design is selected
- `yosys [modname]>` the entire module 'modname' is selected using 'select -module modname'
- `yosys [modname]*>` only part of current module 'modname' is selected

When in interactive shell, some errors (e.g. invalid command arguments) do not terminate yosys but return to the command prompt.

This command is the default action if nothing else has been specified on the command line.

Press Ctrl-D or type 'exit' to leave the interactive shell.

6.4.198 show - generate schematics using graphviz

show [options] [selection]

Create a graphviz DOT file for the selected part of the design and compile it to a graphics file (usually SVG or PostScript).

- `-viewer <viewer>`
  Run the specified command with the graphics file as parameter.
  On Windows, this pauses yosys until the viewer exits.
  Use "-viewer none" to not run any command.

- `-format <format>`
  Generate a graphics file in the specified format. Use 'dot' to just generate a .dot file, or other <format> strings such as 'svg' or 'ps' to generate files in other formats (this calls the 'dot' command).

- `-lib <verilog_or_rtlil_file>`
  Use the specified library file for determining whether cell ports are inputs or outputs. This option can be used multiple times to specify (continues on next page)
more than one library.

note: in most cases it is better to load the library before calling
show with 'read_verilog -lib <filename>'. it is also possible to
load liberty files with 'read_liberty -lib <filename>'.

-prefix <prefix>
genrate <prefix>* instead of ~/.yosys_show.*

-color <color> <object>
assign the specified color to the specified object. The object can be
a single selection wildcard expressions or a saved set of objects in
the @<name> syntax (see "help select" for details).

-label <text> <object>
assign the specified label text to the specified object. The object can
be a single selection wildcard expressions or a saved set of objects in
the @<name> syntax (see "help select" for details).

-colors <seed>
Randomly assign colors to the wires. The integer argument is the seed
for the random number generator. Change the seed value if the colored
graph still is ambiguous. A seed of zero deactivates the coloring.

-colorattr <attribute_name>
Use the specified attribute to assign colors. A unique color is
assigned to each unique value of this attribute.

-width
annotate buses with a label indicating the width of the bus.

-signed
mark ports (A, B) that are declared as signed (using the [AB]_SIGNED
cell parameter) with an asterisk next to the port name.

-stretch
stretch the graph so all inputs are on the left side and all outputs
(including inout ports) are on the right side.

-pause
wait for the user to press enter to before returning

-enum
enumerate objects with internal ($-prefixed) names

-long
do not abbreviate objects with internal ($-prefixed) names

-notitle
do not add the module name as graph title to the dot file

-nobg
don't run viewer in the background, IE wait for the viewer tool to exit before returning

-href
   adds href attribute to all items representing cells and wires, using src attribute of origin

When no <format> is specified, 'dot' is used. When no <format> and <viewer> is specified, 'xdot' is used to display the schematic (POSIX systems only).

The generated output files are '/.yosys_show.dot' and '/.yosys_show.<format>', unless another prefix is specified using -prefix <prefix>.

Yosys on Windows and YosysJS use different defaults: The output is written to 'show.dot' in the current directory and new viewer is launched each time the 'show' command is executed.

6.4.199 shregmap - map shift registers

shregmap [options] [selection]

This pass converts chains of $_DFF_[NP]_ gates to target specific shift register primitives. The generated shift register will be of type $_SHREG_DFF_[NP]_ and will use the same interface as the original $_DFF_*_ cells. The cell parameter 'DEPTH' will contain the depth of the shift register. Use a target-specific 'techmap' map file to convert those cells to the actual target cells.

-minlen N
   minimum length of shift register (default = 2)
   (this is the length after -keep_before and -keep_after)

-maxlen N
   maximum length of shift register (default = no limit)
   larger chains will be mapped to multiple shift register instances

-keep_before N
   number of DFFs to keep before the shift register (default = 0)

-keep_after N
   number of DFFs to keep after the shift register (default = 0)

-clkpol pos|neg|any
   limit match to only positive or negative edge clocks. (default = any)

-enpol pos|neg|none|any_or_none|any
   limit match to FFs with the specified enable polarity. (default = none)

-match <cell_type>[:<d_port_name>]:<q_port_name>]
   match the specified cells instead of $_DFF_N_ and $_DFF_P_. If
   ':<d_port_name>':<q_port_name>' is omitted then 'D' and 'Q' is used
by default. E.g. the option '-clkpol pos' is just an alias for '-match $_DFF_P_', which is an alias for '-match $_DFF_P_:D:Q'.

-params

instead of encoding the clock and enable polarity in the cell name by deriving from the original cell name, simply name all generated cells $_SHREG_ and use CLKPOL and ENPOL parameters. An ENPOL value of 2 is used to denote cells without enable input. The ENPOL parameter is omitted when '-enpol none' (or no -enpol option) is passed.

-zinit

assume the shift register is automatically zero-initialized, so it becomes legal to merge zero initialized FFs into the shift register.

-init

map initialized registers to the shift reg, add an INIT parameter to generated cells with the initialization value. (first bit to shift out in LSB position)

-tech greenpak4

map to greenpak4 shift registers.

6.4.200 sim - simulate the circuit

sim [options] [top-level]

This command simulates the circuit using the given top-level module.

-vcd <filename>
write the simulation results to the given VCD file

-fst <filename>
write the simulation results to the given FST file

-aiw <filename>
write the simulation results to an AIGER witness file (requires a *.aim file via -map)

-hdlname
use the hdlname attribute when writing simulation results (preserves hierarchy in a flattened design)

-x
ignore constant x outputs in simulation file.

-date
include date and full version info in output.

-clock <portname>
name of top-level clock input
-clockn <portname>
    name of top-level clock input (inverse polarity)

-multiclock
    mark that witness file is multiclock.

-reset <portname>
    name of top-level reset input (active high)

-resetn <portname>
    name of top-level inverted reset input (active low)

-rstlen <integer>
    number of cycles reset should stay active (default: 1)

-zinit
    zero-initialize all uninitialized regs and memories

-timescale <string>
    include the specified timescale declaration in the vcd

-n <integer>
    number of clock cycles to simulate (default: 20)

-noinitstate
    do not activate $initstate cells during the first cycle

-a
    use all nets in VCD/FST operations, not just those with public names

-w
    writeback mode: use final simulation state as new init state

-r <filename>
    read simulation or formal results file
    File formats supported: FST, VCD, AIW, WIT and .yw
    VCD support requires vcd2fst external tool to be present

-append <integer>
    number of extra clock cycles to simulate for a Yosys witness input

-summary <filename>
    write a JSON summary to the given file

-map <filename>
    read file with port and latch symbols, needed for AIGER witness input

-scope <name>
    scope of simulation top model

-at <time>

(continues on next page)
sets start and stop time

-start <time>
    start co-simulation in arbitrary time (default 0)

-stop <time>
    stop co-simulation in arbitrary time (default END)

-sim
    simulation with stimulus from FST (default)

-sim-cmp
    co-simulation expect exact match

-sim-gold
    co-simulation, x in simulation can match any value in FST

-sim-gate
    co-simulation, x in FST can match any value in simulation

-assert
    fail the simulation command if, in the course of simulating,
    any of the asserts in the design fail

-q
    disable per-cycle/sample log message

-d
    enable debug output

6.4.201 simplemap - mapping simple coarse-grain cells

simplemap [selection]

This pass maps a small selection of simple coarse-grain cells to yosys gate
primitives. The following internal cell types are mapped by this pass:

$not, $pos, $and, $or, $xor, $xnor
$reduce_and, $reduce_or, $reduce_xor, $reduce_xnor, $reduce_bool
$logic_not, $logic_and, $logic_or, $mux, $tribuf
$sr, $ff, $dff, $dffe, $dffsr, $dffsr, $adff, $adffe, $aldff, $aldffe, $sdff,
$sdffe, $sdffce, $dlatch, $adlatch, $dlatchsr
6.4.202 splice - create explicit splicing cells

splice [options] [selection]

This command adds $slice and $concat cells to the design to make the splicing of multi-bit signals explicit. This for example is useful for coarse grain synthesis, where dedicated hardware is needed to splice signals.

- `sel_by_cell`
  only select the cell ports to rewire by the cell. if the selection contains a cell, than all cell inputs are rewired, if necessary.

- `sel_by_wire`
  only select the cell ports to rewire by the wire. if the selection contains a wire, than all cell ports driven by this wire are wired, if necessary.

- `sel_any_bit`
  it is sufficient if the driver of any bit of a cell port is selected. by default all bits must be selected.

- `wires`
  also add $slice and $concat cells to drive otherwise unused wires.

- `no_outputs`
  do not rewire selected module outputs.

- `port <name>`
  only rewire cell ports with the specified name. can be used multiple times. implies `no_output`.

- `no_port <name>`
  do not rewire cell ports with the specified name. can be used multiple times. can not be combined with `port <name>`.

By default selected output wires and all cell ports of selected cells driven by selected wires are rewired.

6.4.203 splitcells - split up multi-bit cells

splitcells [options] [selection]

This command splits multi-bit cells into smaller chunks, based on usage of the cell output bits.

This command operates only in cells such as $or, $and, and $mux, that are easily cut into bit-slices.

- `format char1[char2[char3]]`
  the first char is inserted between the cell name and the bit index, the second char is appended to the cell name. e.g. `-format () creates cell`
names like 'mycell(42)'. the 3rd character is the range separation character when creating multi-bit cells. the default is '[]:'.

6.4.204 splitnets - split up multi-bit nets

splitnets [options] [selection]

This command splits multi-bit nets into single-bit nets.

- **-format char1[char2[char3]]**
  the first char is inserted between the net name and the bit index, the second char is appended to the netname. e.g. -format () creates net names like 'mysignal(42)'. the 3rd character is the range separation character when creating multi-bit wires. the default is '[]:'.

- **-ports**
  also split module ports. per default only internal signals are split.

- **-driver**
  don't blindly split nets in individual bits. instead look at the driver and split nets so that no driver drives only part of a net.

6.4.205 sta - perform static timing analysis

sta [options] [selection]

This command performs static timing analysis on the design. (Only considers paths within a single module, so the design must be flattened.)

6.4.206 stat - print some statistics

stat [options] [selection]

Print some statistics (number of objects) on the selected portion of the design.

- **-top <module>**
  print design hierarchy with this module as top. if the design is fully selected and a module has the 'top' attribute set, this module is used default value for this option.

- **-liberty <liberty_file>**
  use cell area information from the provided liberty file

- **-tech <technology>**
  print area estimate for the specified technology. Currently supported values for <technology>: xilinx, cmos

(continues on next page)
-width
   annotate internal cell types with their word width.
   e.g. $add_8 for an 8 bit wide $add cell.

-json
   output the statistics in a machine-readable JSON format.
   this is output to the console; use "tee" to output to a file.

6.4.207 submod - moving part of a module to a new submodule

```
submod [options] [selection]
```

This pass identifies all cells with the 'submod' attribute and moves them to
a newly created module. The value of the attribute is used as name for the
cell that replaces the group of cells with the same attribute value.

This pass can be used to create a design hierarchy in flat design. This can
be useful for analyzing or reverse-engineering a design.

This pass only operates on completely selected modules with no processes
or memories.

- copy
   by default the cells are 'moved' from the source module and the source
   module will use an instance of the new module after this command is
   finished. call with -copy to not modify the source module.

- name <name>
   don't use the 'submod' attribute but instead use the selection. only
   objects from one module might be selected. the value of the -name option
   is used as the value of the 'submod' attribute instead.

- hidden
   instead of creating submodule ports with public names, create ports with
   private names so that a subsequent 'flatten; clean' call will restore
   the original module with original public names.

6.4.208 supercover - add hi/lo cover cells for each wire bit

```
supercover [options] [selection]
```

This command adds two cover cells for each bit of each selected wire, one
checking for a hi signal level and one checking for lo level.
6.4.209 synth - generic synthesis script

```
synth [options]
```

This command runs the default synthesis script. This command does not operate on partly selected designs.

- `-top <module>`
  use the specified module as top module (default='top')

- `-auto-top`
  automatically determine the top of the design hierarchy

- `-flatten`
  flatten the design before synthesis. this will pass `-auto-top' to 'hierarchy' if no top module is specified.

- `-encfile <file>`
  passed to 'fsm_recode' via 'fsm'

- `-lut <k>`
  perform synthesis for a k-LUT architecture.

- `-nofsm`
  do not run FSM optimization

- `-noabc`
  do not run abc (as if yosys was compiled without ABC support)

- `-booth`
  run the booth pass to map $mul to Booth encoded multipliers

- `-noalumacc`
  do not run 'alumacc' pass. i.e. keep arithmetic operators in their direct form ($add, $sub, etc.).

- `-nordff`
  passed to 'memory'. prohibits merging of FFs into memory read ports

- `-noshare`
  do not run SAT-based resource sharing

- `-run <from_label>[:<to_label>]`
  only run the commands between the labels (see below). an empty from label is synonymous to 'begin', and empty to label is synonymous to the end of the command list.

- `-abc9`
  use new ABC9 flow (EXPERIMENTAL)

- `-flowmap`
  use FlowMap LUT techmapping instead of ABC

(continues on next page)
-no-rw-check
marks all recognized read ports as "return don't-care value on
read/write collision" (same result as setting the no_rw_check
attribute on all memories).

-extra-map filename
source extra rules from the given file to complement the default
mapping library in the `techmap` step. this option can be
repeated.

The following commands are executed by this synthesis command:

begin:
  hierarchy -check [-top <top> | -auto-top]
coarse:
  proc
  flatten  (if -flatten)
  opt_expr
  opt_clean
  check
  opt -nodffe -nosdff
  fsm  (unless -nofsm)
  opt
  wreduce
  peepopt
  opt_clean
  techmap -map +/cmp2lut.v -map +/cmp2lcu.v  (if -lut)
  booth  (if -booth)
  alumacc  (unless -noalumacc)
  share  (unless -noshare)
  opt
  memory -nomap
  opt_clean
fine:
  opt -fast -full
  memory_map
  opt -full
  techmap  (unless -extra-map)
  techmap -map +/techmap.v -map <inject>  (if -extra-map)
  techmap -map +/gate2lut.v  (if -noabc and -lut)
  clean; opt_lut  (if -noabc and -lut)
  flowmap -maxlut K  (if -flowmap and -lut)
  opt -fast
  abc -fast  (unless -noabc, unless -lut)
  abc -fast -lut k  (unless -noabc, if -lut)
  opt -fast  (unless -noabc)
check:
  hierarchy -check
  stat
(continues on next page)
6.4.210 synth_achronix - synthesis for Achronix Speedster22i FPGAs.

 synth_achronix [options]
This command runs synthesis for Achronix Speedster eFPGAs. This work is still experimental.

- top <module>
  use the specified module as top module (default='top')

- vout <file>
  write the design to the specified Verilog netlist file. writing of an output file is omitted if this parameter is not specified.

- run <from_label>:<to_label>
  only run the commands between the labels (see below). an empty from label is synonymous to 'begin', and empty to label is synonymous to the end of the command list.

-noflatten
  do not flatten design before synthesis

- retime
  run 'abc' with '-dff -D 1' options

The following commands are executed by this synthesis command:

begin:
  read_verilog -sv -lib +/achronix/speedster22i/cells_sim.v
  hierarchy -check -top <top>

flatten:  (unless -noflatten)
  proc
  flatten
  tribuf -logic
  deminout

coarse:
  synth -run coarse

fine:
  opt -fast -mux.Undef -undriven -fine -full
  memory_map
  opt -undriven -fine
  opt -fine
  techmap -map +/techmap.v
  opt -full
clean -purge
setundef -undriven -zero
dfflegalize -cell $_DFF_P_ x
abc -markgroups -dff -D 1  (only if -retime)

map_luts:
    abc -lut 4
    clean

map_cells:
    iopadmap -bits -outpad $__outpad I:0 -inpad $__inpad 0:I
technmap -map +/achronix/speedster22i/cells_map.v
clean -purge

check:
    hierarchy -check
    stat
    check -noinit
    blackbox =A:whitebox

vout:
    write_verilog -nodec -attr2comment -defparam -renameprefix syn_ <file-name>

6.4.211 synth_anlogic - synthesis for Anlogic FPGAs

synth_anlogic [options]

This command runs synthesis for Anlogic FPGAs.

-top <module>
use the specified module as top module

-edif <file>
write the design to the specified EDIF file. writing of an output file
is omitted if this parameter is not specified.

-json <file>
write the design to the specified JSON file. writing of an output file
is omitted if this parameter is not specified.

-run <from_label>:<to_label>
only run the commands between the labels (see below). an empty
from label is synonymous to 'begin', and empty to label is
synonymous to the end of the command list.

-noflatten
do not flatten design before synthesis

-retime
run 'abc' with '-dff -D 1' options
-nolutram
  do not use EG_LOGIC_DRAM16X4 cells in output netlist

-nobram
  do not use EG_PHY_BRAM or EG_PHY_BRAM32K cells in output netlist

The following commands are executed by this synthesis command:

begin:
  read_verilog -lib +/anlogic/cells_sim.v +/anlogic/eagle_bb.v
  hierarchy -check -top <top>

flatten:  (unless -noflatten)
  proc
  flatten
  tribuf -logic
  deminout

coarse:
  synth -run coarse

map_ram:
  memory_libmap -lib +/anlogic/lutrams.txt -lib +/anlogic/brams.txt [-no-auto- 
                 -block] [-no-auto-distributed]  (-no-auto-block if -nobram, -no-auto-distributed if - 
                 -nolutram)
  techmap -map +/anlogic/lutrams_map.v -map +/anlogic/brams_map.v

map_ffram:
  opt -fast -mux_undef -undriven -fine
  memory_map
  opt -undriven -fine

map_gates:
  techmap -map +/techmap.v -map +/anlogic/arith_map.v
  opt -fast
  abc -diff -D 1  (only if -retime)

map_ffs:
  dfflegalize -cell $DFFE_P??P_ r -cell $SDFFE_P??P_ r -cell $DLATCH_N??_ r
  techmap -D NO_LUT -map +/anlogic/cells_map.v
  opt_expr -mux_undef
  simplemap

map_luts:
  abc -lut 4:6
  clean

map_cells:
  techmap -map +/anlogic/cells_map.v
  clean (continues on next page)
map_anlogic:
  anlogic_fixcarry
  anlogic_eqn

cHECK:
  hierarchy -check
  stat
  check -noinit
  blackbox =A:whitebox

edif:
  write_edif <file-name>

json:
  write_json <file-name>

6.4.212 synth_coolrunner2 - synthesis for Xilinx Coolrunner-II CPLDs

        synth_coolrunner2 [options]

This command runs synthesis for Coolrunner-II CPLDs. This work is experimental. It is intended to be used with https://github.com/azonenberg/openfpga as the place-and-route.

  -top <module>
    use the specified module as top module (default='top')

  -json <file>
    write the design to the specified JSON file. writing of an output file is omitted if this parameter is not specified.

  -run <from_label>:<to_label>
    only run the commands between the labels (see below). an empty from label is synonymous to 'begin', and empty to label is synonymous to the end of the command list.

  -noflatten
    do not flatten design before synthesis

  -retime
    run 'abc' with '-dff -D 1' options

The following commands are executed by this synthesis command:

begin:
  read_verilog -lib +/coolrunner2/cells_sim.v
  hierarchy -check -top <top>
flatten:  (unless -noflatten)
  proc
  flatten
  tribuf -logic

coarse:
  synth -run coarse

fine:
  extract_counter -dir up -allow_arst no
  techmap -map +/coolrunner2/cells_counter_map.v
  clean
  opt -fast -full
  techmap -map +/techmap.v -map +/coolrunner2/cells_latch.v
  opt -fast
  dfflibmap -prepare -liberty +/coolrunner2/xc2dff.lib

map_tff:
  abc -g AND,XOR
  clean
  extract -map +/coolrunner2/tff_extract.v

map_pla:
  abc -sop -I 40 -P 56
  clean

map_cells:
  dfflibmap -liberty +/coolrunner2/xc2dff.lib
  dffinit -ff FDCP Q INIT
  dffinit -ff FDCP_N Q INIT
  dffinit -ff FTCP Q INIT
  dffinit -ff FTCP_N Q INIT
  dffinit -ff LDCP Q INIT
  dffinit -ff LDCP_N Q INIT
  coolrunner2_sop
  clean
  attrmvcp -attr src -attr LOC t:IOBUFE n:*
  attrmvcp -attr src -attr LOC -driven t:IBUF n:*
  coolrunner2_fixup
  splitnets
  clean

check:
  hierarchy -check
  stat
  check -noinit
  blackbox =A:whitebox

json:
  write_json <file-name>
6.4.213 synth_easic - synthesis for eASIC platform

```
synth_easic [options]

This command runs synthesis for eASIC platform.

- top <module>
  use the specified module as top module

- vlog <file>
  write the design to the specified structural Verilog file. writing of
  an output file is omitted if this parameter is not specified.

- etools <path>
  set path to the eTools installation. (default=/opt/eTools)

- run <from_label>:<to_label>
  only run the commands between the labels (see below). an empty
  from label is synonymous to 'begin', and empty to label is
  synonymous to the end of the command list.

- noflatten
  do not flatten design before synthesis

- retime
  run 'abc' with '-dff -D 1' options

The following commands are executed by this synthesis command:

begin:
  read_liberty -lib <etools_phys_clk_lib>
  read_liberty -lib <etools_logic_lut_lib>
  hierarchy -check -top <top>

flatten: (unless -noflatten)
  proc
  flatten

coarse:
  synth -run coarse

fine:
  opt -fast -mux_undef -undriven -fine
  memory_map
  opt -undriven -fine
  techmap
  opt -fast
  abc -dff -D 1 (only if -retime)
  opt_clean (only if -retime)

map:
  dfflibmap -liberty <etools_phys_clk_lib>
```

(continues on next page)
6.4.214 synth_ecp5 - synthesis for ECP5 FPGAs

```
synth_ecp5 [options]
```

This command runs synthesis for ECP5 FPGAs.

- **-top <module>**
  use the specified module as top module

- **-blif <file>**
  write the design to the specified BLIF file. writing of an output file
  is omitted if this parameter is not specified.

- **-edif <file>**
  write the design to the specified EDIF file. writing of an output file
  is omitted if this parameter is not specified.

- **-json <file>**
  write the design to the specified JSON file. writing of an output file
  is omitted if this parameter is not specified.

- **-run <from_label>:<to_label>**
  only run the commands between the labels (see below). an empty
  from label is synonymous to 'begin', and empty to label is
  synonymous to the end of the command list.

- **-noflatten**
  do not flatten design before synthesis

- **-dff**
  run 'abc'/'abc9' with -dff option

- **-retime**
  run 'abc' with '-dff -D 1' options

- **-noccu2**
  do not use CCU2 cells in output netlist

(continues on next page)
-nodffe
  do not use flipflops with CE in output netlist

-nobram
  do not use block RAM cells in output netlist

-nolutram
  do not use LUT RAM cells in output netlist

-nowidelut
  do not use PFU muxes to implement LUTs larger than LUT4s

-asyncprld
  use async PRLD mode to implement ALDFF (EXPERIMENTAL)

-abc2
  run two passes of 'abc' for slightly improved logic density

-noabc9
  disable use of new ABC9 flow

-vpr
  generate an output netlist (and BLIF file) suitable for VPR
  (this feature is experimental and incomplete)

-iopad
  insert IO buffers

-nodsp
  do not map multipliers to MULT18X18D

-no-rw-check
  marks all recognized read ports as "return don't-care value on
  read/write collision" (same result as setting the no_rw_check
  attribute on all memories).

The following commands are executed by this synthesis command:

begin:
  read_verilog -lib -specify +/ecp5/cells_sim.v +/ecp5/cells_bb.v
  hierarchy -check -top <top>

coarse:
  proc
  flatten
  tribuf -logic
deminout
  opt_expr
  opt_clean
  check
  opt -nodffe -nosdff
YosysHQ Yosys, Version 0.44-dev

(continued from previous page)

fsm
opt
wreducen
peepopt
opt_clean
share
technmap -map +/cmp2lut.v -D LUT_WIDTH=4
opt_expr
opt_clean
technmap -map +/mul2dsp.v -map +/ecp5/dsp_map.v -D DSP_A_MAXWIDTH=18 -D DSP_B_MAXWIDTH=18 -D DSP_A_MINWIDTH=2 -D DSP_B_MINWIDTH=2 -D DSP_NAME=\$_MUL18X18
(chtype -set $mul t:$_soft_mul (unless -nodsp)
aluacc
opt
memory -nomap [-no-rw-check]
opt_clean

map_ram:
technmap -map +/ecp5/brams_map.v -map +/ecp5/brams_map.v

map_ffram:
opt -fast -mux_undef -undriven -fine
memory_map
opt -undriven -fine

map_gates:
technmap -map +/techmap.v -map +/ecp5/arith_map.v
iopadmap -bits -outpad OB 1:0 -inpad IB 0:1 -outpad OBZ -T:I:O -tinoutpad BB -T:O:I:B A:top (only if '-')
attreevcp -attr src -attr LOC t:OB %x:+[O] t:OBZ %x:+[O] t:BB %x:+[B]
attreevcp -attr src -attr LOC -driven t:IB %x:+[I]
opt -fast
abc -diff -D 1 (only if -retim)

map_ffs:
opt_clean
dfflegalize -cell $DFF_01 -cell $DFF_?P?_ r -cell $SDFFE_?P?_ r [-cell $_DFFE_?P?_ x -cell $_SDFFE_?P?_ x] [-cell $ALDFFE_?P?_ x] [-cell $DLATCH_?_ x] ($ALDFFE_* only if -asyncprld, $DLATCH_* only if not -nodffe)
zinit -all w:* t:$DFF_01 t:$DFFE_?P?_ t:$SDFF* (only if -abc9 and -diff)
technmap -D NO_LUT -map +/ecp5/cells_map.v
opt_expr -undriven -mux_undef
simplemap
lattice_gsr
attrtreevcp -copy -attr syn_useioff
opt_clean

map_luts:

(continues on next page)
abc (only if -abc2)
technmap -map +/ecp5/latches_map.v (skip if -asyncprld)
abc9 -W 300
clean

map_cells:
technmap -map +/ecp5/cells_map.v (skip if -vpr)
opt_lut_ins -tech lattice
clean

check:
  autoname
  hierarchy -check
  stat
  check -noinit
  blackbox =A:whitebox

blif:
opt_clean -purge (vpr mode)
write_blif -attr -cname -conn -param <file-name> (vpr mode)
write_blif -gates -attr -param <file-name> (non-vpr mode)

edif:
write_edif <file-name>

json:
write_json <file-name>

6.4.215 synth_efinix - synthesis for Efinix FPGAs

    synth_efinix [options]

This command runs synthesis for Efinix FPGAs.

    -top <module>
    use the specified module as top module

    -edif <file>
    write the design to the specified EDIF file. writing of an output file
    is omitted if this parameter is not specified.

    -json <file>
    write the design to the specified JSON file. writing of an output file
    is omitted if this parameter is not specified.

    -run <from_label>:<to_label>
    only run the commands between the labels (see below). an empty
    from label is synonymous to 'begin', and empty to label is
    synonymous to the end of the command list.
-noflatten
do not flatten design before synthesis

-retime
run 'abc' with '-dff -D 1' options

-nobram
do not use EFX_RAM_5K cells in output netlist

The following commands are executed by this synthesis command:

begin:
read_verilog -lib +/efinix/cells_sim.v
hierarchy -check -top <top>

flatten: (unless -noflatten)
proc
flatten
tribuf -logic
deminout

coarse:
synth -run coarse

map_ram:
memory_libmap -lib +/efinix/brams.txt [-no-auto-block] (-no-auto-block if -nobram)
techmap -map +/efinix/brams_map.v

map_ffram:
opt -fast -mux_undef -undriven -fine
memory_map
opt -undriven -fine

map_gates:
technmap -map +/techmap.v -map +/efinix/arith_map.v
opt -fast
abc -dff -D 1 (only if -retime)

map_ffs:
dfflegalize -cell $DFFE_?????_ 0 -cell $SDFFE_?????_ 0 -cell $SDFFCE_?????_ 0 -cell $DLATCH_?_ x
technmap -D NO_LUT -map +/efinix/cells_map.v
opt_expr -mux_undef
simplemap

map_luts:
abc -lut 4
clean

map_cells:
techmap -map +/efinix/cells_map.v
clean

map_gbuf:
  clkbufmap -buf $__EFX_GBUF O:I
technmap -map +/efinix/gbuf_map.v
  efinix_fixcarry
clean

check:
  hierarchy -check
  stat
  check -noinit
  blackbox =A:whitebox

edif:
  write_edif <file-name>

json:
  write_json <file-name>

6.4.216 synth_fabulous - FABulous synthesis script

synth_fabulous [options]

This command runs synthesis for FPGA fabrics generated with FABulous. This command does not operate on partly selected designs.

- top <module>
  use the specified module as top module (default='top')

- auto-top
  automatically determine the top of the design hierarchy

- blif <file>
  write the design to the specified BLIF file. writing of an output file is omitted if this parameter is not specified.

- edif <file>
  write the design to the specified EDIF file. writing of an output file is omitted if this parameter is not specified.

- json <file>
  write the design to the specified JSON file. writing of an output file is omitted if this parameter is not specified.

- lut <k>
  perform synthesis for a k-LUT architecture (default 4).
-vpr
  perform synthesis for the FABulous VPR flow (using slightly different techmapping).

-plib <primitive_library.v>
  use the specified Verilog file as a primitive library.

-extra-plib <primitive_library.v>
  use the specified Verilog file for extra primitives (can be specified multiple times).

-extra-map <techamp.v>
  use the specified Verilog file for extra techmap rules (can be specified multiple times).

-encfile <file>
  passed to 'fsm_recode' via 'fsm'

-nofsm
  do not run FSM optimization

-noalumacc
  do not run 'alumacc' pass. i.e. keep arithmetic operators in their direct form ($add, $sub, etc.).

-carry <none|ha>
  carry mapping style (none, half-adders, ...) default=none

-noregfile
  do not map register files

-iopad
  enable automatic insertion of IO buffers (otherwise a wrapper with manually inserted and constrained IO should be used.)

-complex-dff
  enable support for FFs with enable and synchronous SR (must also be supported by the target fabric.)

-noflatten
  do not flatten design after elaboration

-nordff
  passed to 'memory'. prohibits merging of FFs into memory read ports

-noshare
  do not run SAT-based resource sharing

-run <from_label>[:<to_label>]
  only run the commands between the labels (see below). an empty from label is synonymous to 'begin', and empty to label is synonymous to the end of the command list.
-no-rw-check
    marks all recognized read ports as "return don't-care value on
    read/write collision" (same result as setting the no_rw_check
    attribute on all memories).

The following commands are executed by this synthesis command:
    read_verilog -lib +/fabulous/prims.v
    read_verilog -lib <extra_plib.v>  (for each -extra-plib)

begin:
    hierarchy -check
    proc

flatten:  (unless -noflatten)
    flatten
    tribuf -logic
deminout

course:
    tribuf -logic
deminout
    opt_expr
    opt_clean
    check
    opt -nodffe -nosdff
    fsm   (unless -nofsm)
opt
    wreduce
    peepopt
    opt_clean
    techmap -map +/cmp2lut.v -map +/cmp2lcu.v  (if -lut)
    alumacc   (unless -noalumacc)
    share   (unless -noshare)
opt
    memory -nomap
    opt_clean

map_ram:  (unless -noregfile)
    memory_libmap -lib +/fabulous/ram_regfile.txt
    techmap -map +/fabulous/regfile_map.v

map_ffram:
    opt -fast -mux_undef -undriven -fine
    memory_map
    opt -undriven -fine

map_gates:
    opt -full
    techmap -map +/techmap.v -map +/fabulous/arith_map.v -D ARITH_<carry>
    opt -fast

(continues on next page)
map_iopad: (if -iopad)
    opt -full
    iopadmap -bits -outpad $.__FABULOUS_OBUF I:PAD -inpad $.__FABULOUS_IBUF O:PAD -
toutpad IO_1_bidirectional_frame_config_pass -T:I:PAD -tinoutpad IO_1_bidirectional_-
frame_config_pass -T:O:I:PAD A:top (skip if '-noiopad')
technmap -map +/fabulous/io_map.v

map_ffs:
    df illegally -cell $._DFF_P_ 0 -cell $._DLATCH_?_ x without -complex-dff
    technmap -map +/fabulous/latches_map.v
    technmap -map +/fabulous/ff_map.v
    technmap -map <extra_map.v>... (for each -extra-map)
clean

map_luts:
    abc -lut 4 -dress
    clean

map_cells:
    technmap -D LUT_K=4 -map +/fabulous/cells_map.v
    clean

check:
    hierarchy -check
    stat

blif:
    opt_clean -purge
    write_blif -attr -cname -conn -param <file-name>

json:
    write_json <file-name>

### 6.4.217 synth_gatemate - synthesis for Cologne Chip GateMate FPGAs

synth_gatemate [options]

This command runs synthesis for Cologne Chip AG GateMate FPGAs.

- **-top <module>**
  use the specified module as top module.

- **-vlog <file>**
  write the design to the specified verilog file. Writing of an output file is omitted if this parameter is not specified.

- **-json <file>**
  write the design to the specified JSON file. Writing of an output file is omitted if this parameter is not specified.

(continues on next page)
-run <from_label>:<to_label>
   only run the commands between the labels (see below). An empty
   from label is synonymous to 'begin', and empty to label is
   synonymous to the end of the command list.

-noflatten
   do not flatten design before synthesis.

-nobram
   do not use CC_BRM_20K or CC_BRM_40K cells in output netlist.

-noaddf
   do not use CC_ADDF full adder cells in output netlist.

-nomult
   do not use CC_MULT multiplier cells in output netlist.

-nomx8, -nomx4
   do not use CC_MX{8,4} multiplexer cells in output netlist.

-luttree
   use new LUT tree mapping approach (EXPERIMENTAL).

-dff
   run 'abc' with -dff option

-retime
   run 'abc' with '-dff -D 1' options

-noiopad
   disable I/O buffer insertion (useful for hierarchical or
   out-of-context flows).

-noclkbuf
   disable automatic clock buffer insertion.

The following commands are executed by this synthesis command:

begin:
   read_verilog -lib -specify +/gatemate/cells_sim.v +/gatemate/cells_bb.v
   hierarchy -check -top <top>

prepare:
   proc
   flatten
   tribuf -logic
   deminout
   opt_expr
   opt_clean
   check
   opt -nodffe -nosdff

(continues on next page)
fsm
opt
wreduce
peepopt
opt_clean
muxpack
share
technmap -map +/cmp2lut.v -D LUT_WIDTH=4
opt_expr
opt_clean

map_mult: (skip if '-nomult')
technmap -map +/gatemate/mul_map.v

coarse:
alumacc
opt
memory -nomap
opt_clean

map_bram: (skip if '-nobram')
memory_libmap -lib +/gatemate/brams.txt
technmap -map +/gatemate/brams_map.v

map_ffram:
opt -fast -mux_undef -undriven -fine
memory_map
opt -undriven -fine

map_gates:
technmap -map +/techmap.v -map +/gatemate/arithmetic_map.v
opt -fast

map_io: (skip if '-noiopad')
clean

map_regs:
opt_clean
dfflegalize -cell $_DFFE_????_ 01 -cell $_DLATCH_????_ 01
technmap -map +/gatemate/reg_map.v
opt_expr -mux_undef
simplemap
opt_clean

map_muxs:
muxcover -mux4 -mux8
opt -full
technmap -map +/gatemate/mux_map.v

map_luts:

(continues on next page)
YosysHQ Yosys, Version 0.44-dev

(continued from previous page)

abc -genlib +/gatemate/lut_tree_cells.genlib (with -luttree)
techmap -map +/gatemate/lut_tree_map.v (with -luttree)
gatemate_foldinv (with -luttree)
techmap -map +/gatemate/inv_map.v (with -luttree)
abc -dress -lut 4 (without -luttree)
clean

map_cells:
techmap -map +/gatemate/lut_map.v
clean

map_bufg: (skip if '-noclkbuf')
clkbufmap -buf CC_BUFG O:I
clean

check:
hierarchy -check
stat -width
check -noinit
blackbox =A:whitebox

vlog:
opt_clean -purge
write_verilog -noattr <file-name>

json:
write_json <file-name>

6.4.218 synth_gowin - synthesis for Gowin FPGAs

synth_gowin [options]

This command runs synthesis for Gowin FPGAs. This work is experimental.

- top <module>
  use the specified module as top module (default='top')

-vout <file>
  write the design to the specified Verilog netlist file. writing of an
  output file is omitted if this parameter is not specified.

-json <file>
  write the design to the specified JSON netlist file. writing of an
  output file is omitted if this parameter is not specified.
  This disables features not yet supported by nexpnr-gowin.

-run <from_label>:<to_label>
  only run the commands between the labels (see below). an empty
  from label is synonymous to 'begin', and empty to label is
  synonymous to the end of the command list.
-nodffe
  do not use flipflops with CE in output netlist

-nobram
  do not use BRAM cells in output netlist

-nolutram
  do not use distributed RAM cells in output netlist

-noflatten
  do not flatten design before synthesis

-retime
  run 'abc' with '-dff -D 1' options

-nowidelut
  do not use muxes to implement LUTs larger than LUT4s

-noiopads
  do not emit IOB at top level ports

-noalu
  do not use ALU cells

-noabc9
  disable use of new ABC9 flow

-no-rw-check
  marks all recognized read ports as "return don't-care value on read/write collision" (same result as setting the no_rw_check attribute on all memories).

The following commands are executed by this synthesis command:

begin:
  read_verilog -specify -lib +/gowin/cells_sim.v
  read_verilog -specify -lib +/gowin/cells_xtra.v
  hierarchy -check -top <top>

flattten:  (unless -noflatten)
  proc
  flatten
  tribuf -logic
  deminout

coarse:
  synth -run coarse [-no-rw-check]

map_ram:
  memory_libmap -lib +/gowin/lutrams.txt -lib +/gowin/brams.txt [-no-auto-block] [-]
(continued from previous page)

```plaintext
-no-auto-distributed  (-no-auto-block if -nobram, -no-auto-distributed if -nolutram)
techmap  -map +/gowin/lutrams_map.v -map +/gowin/brams_map.v

map_ffram:
opt  -fast  -mux_undef  -undriven  -fine
memory_map
opt  -undriven  -fine

map_gates:
techmap  -map +/techmap.v  -map +/gowin/arith_map.v
opt  -fast
abc  -dff  -D 1  (only if -retime)
iopadmap  -bits  -inpad  IBUF  O:I  -outpad  OBUF  I:O  -toutpad  TBUF  -OEN:I:O  -
tinoutpad  IOBUF  -OEN:O:I:IO  (unless -noiopads)

map_ffs:
opt_clean
dfflegalize  -cell  $$_DFF_?_  0  -cell  $$DFFE_?P_  0  -cell  $$SDFF_?P_?_  r  -cell  $$
$SDFFE_?P?P_  r  -cell  $$DFFE_?P?P_  r
techmap  -map +/gowin/cells_map.v
opt_expr  -mux_undef
simplemap

map_luts:
read_verilog  -icells  -lib  -specify +/abc9_model.v
abc9  -maxlut  8  -W  500
clean

map_cells:
techmap  -map +/gowin/cells_map.v
opt_lut_ins  -tech  gowin
setundef  -undriven  -params  -zero
hilomap  -singleton  -hicell  VCC  V  -locell  GND  G
splitnets  -ports  (only if -vout used)
clean
autoname

check:
hierarchy  -check
stat
check  -noinit
blackbox  =A:whitebox

vout:
write_verilog  -simple-lhs  -decimal  -attr2comment  -defparam  -renameprefix gen
<file-name>
write_json  <file-name>
```

352 Chapter 6. Appendix
6.4.219 synth_greenpak4 - synthesis for GreenPAK4 FPGAs

```
synth_greenpak4 [options]
```

This command runs synthesis for GreenPAK4 FPGAs. This work is experimental.
It is intended to be used with https://github.com/azonenberg/openfpga as the
place-and-route.

- **-top <module>**
  use the specified module as top module (default='top')

- **-part <part>**
  synthesize for the specified part. Valid values are SLG46140V,
  SLG46620V, and SLG46621V (default).

- **-json <file>**
  write the design to the specified JSON file. writing of an output file
  is omitted if this parameter is not specified.

- **-run <from_label>:<to_label>**
  only run the commands between the labels (see below). an empty
  from label is synonymous to 'begin', and empty to label is
  synonymous to the end of the command list.

- **-noflatten**
  do not flatten design before synthesis

- **-retime**
  run 'abc' with '-dff -D 1' options

The following commands are executed by this synthesis command:

```
begin:
        read_verilog -lib +/greenpak4/cells_sim.v
        hierarchy -check -top <top>

flatten: (unless -noflatten)
        proc
        flatten
        tribuf -logic

coarse:
        synth -run coarse

fine:
        extract_counter -pout GP_DCMP,GP_DAC -maxwidth 14
        clean
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine
        techmap -map +/techmap.v -map +/greenpak4/cells_latch.v
       dfflibmap -prepare -liberty +/greenpak4/gp_dff.lib
```

(continues on next page)
opt -fast -noclkinv -noff  
abc -dff -D 1  (only if -retim)

map_luts:
  nlutmap -assert -luts 0,6,8,2  (for -part SLG46140V)
  nlutmap -assert -luts 2,8,16,2  (for -part SLG46620V)
  nlutmap -assert -luts 2,8,16,2  (for -part SLG46621V)
  clean

map_cells:
  shregmap -tech greenpak4
  dfflibmap -liberty +/greenpak4/gp_dff.lib
  dffinit -ff GP_DFF Q INIT
  dffinit -ff GP_DFFR Q INIT
  dffinit -ff GP_DFFS Q INIT
  dffinit -ff GP_DFFSR Q INIT
  iopadmap -bits -inpad GP_IBUF OUT:IN -outpad GP_OBUF IN:OUT -inoutpad GP_OBUF
  -OUT:IN -toutpad GP_OBUFT OE:IN:OUT -inoutpad GP_OBUF IN:OUT:IN:IO
  attrmvcp -attr src -attr LOC t:GP_OBUF t:GP_OBUFT t:GP_IOBUF n:*
  attrmvcp -attr src -attr LOC -driven t:GP_IBUF n:*
  techmap -map +/greenpak4/cells_map.v
  greenpak4_dffinv
  clean

check:
  hierarchy -check
  stat
  check -noinit
  blackbox =A:whitebox

json:
  write_json <file-name>

6.4.220 synth_ice40 - synthesis for iCE40 FPGAs

synth_ice40 [options]

This command runs synthesis for iCE40 FPGAs.

-device < hx | lp | u >
  relevant only for '-abc9' flow, optimise timing for the specified
device. default: hx

-top <module>
  use the specified module as top module

-blif <file>
  write the design to the specified BLIF file. writing of an output file
  is omitted if this parameter is not specified.
-edif <file>
  write the design to the specified EDIF file. writing of an output file
  is omitted if this parameter is not specified.

-json <file>
  write the design to the specified JSON file. writing of an output file
  is omitted if this parameter is not specified.

-run <from_label>:<to_label>
  only run the commands between the labels (see below). an empty
  from label is synonymous to 'begin', and empty to label is
  synonymous to the end of the command list.

-noflatten
  do not flatten design before synthesis

-dff
  run 'abc'/'abc9' with -dff option

-retime
  run 'abc' with '-dff -D 1' options

-nocarry
  do not use SB_CARRY cells in output netlist

-nodffe
  do not use SB_DFFE* cells in output netlist

-dffe_min_ce_use <min_ce_use>
  do not use SB_DFFE* cells if the resulting CE line would go to less
  than min_ce_use SB_DFFE* in output netlist

-nobram
  do not use SB_RAM40_4K* cells in output netlist

-spram
  enable automatic inference of SB_SPRAM256KA

-dsp
  use iCE40 UltraPlus DSP cells for large arithmetic

-noabc
  use built-in Yosys LUT techmapping instead of abc

-abc2
  run two passes of 'abc' for slightly improved logic density

-vpr
  generate an output netlist (and BLIF file) suitable for VPR
  (this feature is experimental and incomplete)

-noabc9
disable use of new ABC9 flow

-flowmap
    use FlowMap LUT techmapping instead of abc (EXPERIMENTAL)

-no-rw-check
    marks all recognized read ports as "return don't-care value on read/write collision" (same result as setting the no_rw_check attribute on all memories).

The following commands are executed by this synthesis command:

    begin:
        read_verilog -D ICE40_HX -lib -specify +/ice40/cells_sim.v
        hierarchy -check -top <top>
        proc

    flatten: (unless -noflatten)
        flatten
        tribuf -logic
        deminout

    coarse:
        opt_expr
        opt_clean
        check
        opt -nodffe -nosdff
        fsm
        opt
        wreduce
        peepopt
        opt_clean
        share
        techmap -map +/cmp2lut.v -D LUT_WIDTH=4
        opt_expr
        opt_clean
        memory_diff [-no-rw-check]
        wreduce t:$mul
        techmap -map +/mul2dsp.v -map +/ice40/dsp_map.v -D DSP_A_MAXWIDTH=16 -D DSP_B_MAXWIDTH=16 -D DSP_A_MINWIDTH=2 -D DSP_B_MINWIDTH=2 -D DSP_Y_MINWIDTH=11 -D DSP_NAME=$_MUL16X16 (if -dsp)
        select a:mul2dsp
        setattr -unset mul2dsp (if -dsp)
        opt_expr -fine (if -dsp)
        wreduce (if -dsp)
        select -clear (if -dsp)
        ice40_dsp (if -dsp)
        chtype -set $mul t:$__soft_mul (if -dsp)
        alumacc
        opt
        memory -nomap [-no-rw-check]
opt_clean

map_ram:
   techmap -map +/ice40/brams_map.v -map +/ice40/spram_map.v
   ice40_braminit

map_ffram:
   opt -fast -mux_undef -undriven -fine
   memory_map
   opt -undriven -fine

map_gates:
   ice40_wrapcarry
   techmap -map +/techmap.v -map +/ice40/arith_map.v
   opt -fast
   abc -dff -D 1 (only if -retime)
   ice40_opt

map_ffs:
   dfflegalize -cell $_DFF_?_ 0 -cell $_DFFE_?P_ 0 -cell $_DFF_IP_ 0 -cell $_DFFE_IP_ 0 -cell $_SDFF_?P_ 0 -cell $_SDFFCE_?P_ 0 -cell $_DLATCH_?_ x -mince -1
   techmap -map +/ice40/ff_map.v
   opt_expr -mux_undef
   simplemap
   ice40_opt -full

map_luts:
   abc (only if -abc2)
   ice40_opt (only if -abc2)
   techmap -map +/ice40/latches_map.v
   simplemap
   techmap -map +/gate2lut.v -D LUT_WIDTH=4 (if -noabc or -flowmap)
   flowmap -maxlut 4 (only if -noabc)
   read_verilog -D ICE40_HX -icells -lib -specify +/ice40/abc9_model.v
   abc9 -W 250
   ice40_wrapcarry -unwrap
   techmap -map +/ice40/ff_map.v
   clean
   opt_lut -tech ice40

map_cells:
   techmap -map +/ice40/cells_map.v (skip if -vpr)
   clean

check:
   autoname
   hierarchy -check
   stat
   check -noinit
   blackbox =A:whitebox

(continues on next page)
blif:
  opt_clean -purge  (vpr mode)
  write_blif -attr -cname -conn -param <file-name>  (vpr mode)
  write_blif -gates -attr -param <file-name>  (non-vpr mode)

edif:
  write_edif <file-name>

json:
  write_json <file-name>

6.4.221 synth_intel - synthesis for Intel (Altera) FPGAs.

synth_intel [options]

This command runs synthesis for Intel FPGAs.

-famly <max10 | cyclone10lp | cycloneiv | cycloneiv>  
generate the synthesis netlist for the specified family.
MAX10 is the default target if no family argument specified.
For Cyclone IV GX devices, use cycloneiv argument; for Cyclone IV E, use cycloneiv. For Cyclone V and Cyclone 10 GX, use the synth_intel_alm backend instead.

-top <module>  
use the specified module as top module (default='top')

-vqm <file>  
write the design to the specified Verilog Quartus Mapping File. Writing of an output file is omitted if this parameter is not specified. Note that this backend has not been tested and is likely incompatible with recent versions of Quartus.

-vpr <file>  
write BLIF files for VPR flow experiments. The synthesized BLIF output file is not compatible with the Quartus flow. Writing of an output file is omitted if this parameter is not specified.

-run <from_label>:<to_label>  
only run the commands between the labels (see below). an empty from label is synonymous to 'begin', and empty to label is synonymous to the end of the command list.

-iopads  
use IO pad cells in output netlist

-nobram  
do not use block RAM cells in output netlist
-noflatten
  do not flatten design before synthesis

-retime
  run 'abc' with '-dff -D 1' options

The following commands are executed by this synthesis command:

begin:

family:
  read_verilog -sv -lib +/intel/max10/cells_sim.v
  read_verilog -sv -lib +/intel/common/m9k_bb.v
  read_verilog -sv -lib +/intel/common/altpll_bb.v
  hierarchy -check -top <top>

flatten:  (unless -noflatten)
  proc
  flatten
  tribuf -logic
  deminout

coarse:
  synth -run coarse

map_bram:  (skip if -nobram)
  memory_bram -rules +/intel/common/brams_m9k.txt  (if applicable for family)
  techmap -map +/intel/common/brams_map_m9k.v  (if applicable for family)

map_ffram:
  opt -fast -mux_UNDEF -undriven -fine -full
  memory_map
  opt -undriven -fine
  techmap -map +/techmap.v
  opt -full
  clean -purge
  setundef -undriven -zero
  abc -markgroups -dff -D 1  (only if -retime)

map_ffs:
  dfflegalize -cell $_DFFE_PN0P_ 01
  techmap -map +/intel/common/ff_map.v

map_luts:
  abc -lut 4
  clean

map_cells:
  iopadmap -bits -outpad $__outpad I:O -inpad $__inpad 0:I  (if -iopads)
  techmap -map +/intel/max10/cells_map.v
  clean -purge
check:
    hierarchy -check
    stat
    check -noinit
    blackbox =A:whitebox

vqm:
    write_verilog -attr2comment -defparam -nohex -decimal -renameprefix syn_ <file-name>

vpr:
    opt_clean -purge
    write_blif <file-name>

WARNING: THE 'synth_intel' COMMAND IS EXPERIMENTAL.

6.4.222 synth_intel alm - synthesis for ALM-based Intel (Altera) FPGAs.

    synth_intel_alm [options]

This command runs synthesis for ALM-based Intel FPGAs.

- top <module>
  use the specified module as top module

- family <family>
  target one of:
  "cyclonev"  - Cyclone V (default)

- noflatten
  do not flatten design before synthesis; useful for per-module area statistics

- dff
  pass DFFs to ABC to perform sequential logic optimisations
  (EXPERIMENTAL)

- run <from_label>:<to_label>
  only run the commands between the labels (see below). an empty from label is
  synonymous to 'begin', and empty to label is synonymous to the end of the command list.

- nolutram
  do not use LUT RAM cells in output netlist

- nobram
  do not use block RAM cells in output netlist

- nodsp

(continues on next page)
do not map multipliers to MISTRAL_MUL cells

-noiopad
  do not instantiate IO buffers

-noclkbuf
  do not insert global clock buffers

The following commands are executed by this synthesis command:

begin:
  read_verilog -specify -lib -D <family> +/intel_alm/common/alm_sim.v
  read_verilog -specify -lib -D <family> +/intel_alm/common/dff_sim.v
  read_verilog -specify -lib -D <family> +/intel_alm/common/dsp_sim.v
  read_verilog -specify -lib -D <family> +/intel_alm/common/mem_sim.v
  read_verilog -specify -lib -D <family> +/intel_alm/common/misc_sim.v
  read_verilog -lib +/intel/common/altpll_bb.v
  read_verilog -lib +/intel_alm/common/megafunction_bb.v
  hierarchy -check -top <top>

coarse:
  proc
  flatten  (skip if -noflatten)
  tribuf -logic
deminout
  opt_expr
  opt_clean
  check
  opt -nodffe -nosdff
  fsm
  opt
  wreduce
  peepopt
  opt_clean
  share
  techmap -map +/cmp2lut.v -D LUT_WIDTH=6
  opt_expr
  opt_clean
  techmap -map +/mul2dsp.v [...]  (unless -nodsp)
  alumacc
  iopadmap -bits -outpad MISTRAL_OB I:PAD -inpad MISTRAL_IB O:PAD -toutpad MISTRAL_-
  IO OE:0:PAD -tinoutpad MISTRAL_IO OE:0:I:PAD A:top  (unless -noiopad)
  techmap -map +/intel_alm/common/arith_alm_map.v -map +/intel_alm/common/dsp_map.v
  opt
  memory -nomap
  opt_clean

  map_bram:  (skip if -nobram)
  memory_bram -rules +/intel_alm/common/bram_<bram_type>.txt
  techmap -map +/intel_alm/common/bram_<bram_type>_map.v
map_lutram:  (skip if -nolutram)
    memory_bram -rules +/intel_alm/common/lutram_mlab.txt  (for Cyclone V)

map_ffram:
    memory_map
    opt -full

map_ffs:
    techmap
dfflegalize -cell $_DFFE_PN0P_ 0 -cell $_SDFFCE_PP0P_ 0
techmap -map +/intel_alm/common/dff_map.v
    opt -full -undriven -mux_undef
    clean -purge
clockbufmap -buf MISTRAL_CLKBUF Q:A  (unless -noclockbuf)

map_luts:
    techmap -map +/intel_alm/common/abc9_map.v
    abc9 [-dff] -maxlut 6 -W 600
techmap -map +/intel_alm/common/abc9_unmap.v
techmap -map +/intel_alm/common/alm_map.v
    opt -fast
    autoname
    clean

check:
    hierarchy -check
    stat
    check
    blackbox =A:whitebox

6.4.223 synth_lattice - synthesis for Lattice FPGAs

    synth_lattice [options]

This command runs synthesis for Lattice FPGAs (excluding iCE40 and Nexus).

    -top <module>
    use the specified module as top module

    -family <family>
    run synthesis for the specified Lattice architecture
    generate the synthesis netlist for the specified family.
    supported values:
        - ecp5: ECP5
        - xo2: MachXO2
        - xo3: MachXO3L/LF
        - xo3d: MachXO3D

    -edif <file>
    write the design to the specified EDIF file. writing of an output file
is omitted if this parameter is not specified.

-\texttt{json <file>}
  write the design to the specified JSON file. writing of an output file
  is omitted if this parameter is not specified.

-\texttt{run <from_label>:\<to_label>}
  only run the commands between the labels (see below). an empty
  from label is synonymous to 'begin', and empty to label is
  synonymous to the end of the command list.

-\texttt{noflatten}
  do not flatten design before synthesis

-\texttt{dff}
  run 'abc'/\texttt{abc9} with -dff option

-\texttt{retime}
  run 'abc' with '-dff -D 1' options

-\texttt{noccu2}
  do not use CCU2 cells in output netlist

-\texttt{nodffe}
  do not use flipflops with CE in output netlist

-\texttt{nobram}
  do not use block RAM cells in output netlist

-\texttt{nolutram}
  do not use LUT RAM cells in output netlist

-\texttt{nowidelut}
  do not use PFUmuxes to implement LUTs larger than LUT4s
  (by default enabled on MachXO2/XO3/XO3D)

-\texttt{widelut}
  force use of PFUmuxes to implement LUTs larger than LUT4s

-\texttt{asyncprld}
  use async PRLD mode to implement ALDFF (EXPERIMENTAL)

-\texttt{abc2}
  run two passes of 'abc' for slightly improved logic density

-\texttt{abc9}
  use new ABC9 flow (EXPERIMENTAL)

-\texttt{iopad}
  insert IO buffers

-\texttt{nodsp}
do not map multipliers to MULT18X18D

-no-rw-check
marks all recognized read ports as "return don't-care value on read/write collision" (same result as setting the no_rw_check attribute on all memories).

-cmp2softlogic
implement constant comparisons in soft logic, do not involve hard carry chains

The following commands are executed by this synthesis command:

begin:
  read_verilog -lib -specify +/lattice/cells_sim.v +/lattice/cells_bb.v
  hierarchy -check -top <top>

coarse:
  proc
  flatten
  tribuf -logic
deminout
  opt_expr
  opt_clean
  opt -nodffe -nosdff
  fsm
  opt
  wreduce
  peepopt
  opt_clean
  share
  techmap -map +/cmp2lut.v -D LUT_WIDTH=4
  opt_expr
  opt_clean
  booth (only if '-family xo3')
alumacc
  opt
  memory -nomap [-no-rw-check]
  opt_clean

map_ram:
  techmap -map +/lattice/lutrams_map.v -map +/lattice/brams_map.v

map_ffram:
  opt -fast -mux_UNDEF -undriven -fine
  memory_map
  opt -undriven -fine -mux_UNDEF

(continues on next page)
map_gates:
  techmap -map +/techmap.v -map +/lattice/arith_map.v
  attrmvcp -attr src -attr LOC t:OB %x:+[O] t:OBZ %x:+[O] t:BB %x:+[B]
  attrmvcp -attr src -attr LOC -driven t:IB %x:+[I]
  opt -fast
  abc -diff -D 1  (only if -retime)

map_ffs:
  opt_clean
  dfflegalize -cell $_DFF_?_ 01 -cell $_DFF_??_ r -cell $_SDFF_?P?_ r [-cell $_DFFE_?_ 01 -cell $_DFFE_??_ r -cell $_SDFFE_?P?_ r] [-cell $_ALDFF_?P?_ x] [-cell $_DLATCH_?_ x] ($_ALDFF_* only if -asyncprld, $_DLATCH_* only if not -asyncprld, $_*DFFE_* only if not -nodffe)
  opt_merge
  zinit -all w:* t:$DFF_?_ t:$DFFE_?_ t:$SDFF*  (only if -abc9 and -dff)
  techmap -D NO_LUT -map +/lattice/cells_map.v
  opt_expr -undriven -mux_undef
  simplemap
  lattice_gsr
  attrmvcp -copy -attr syn_useioff
  opt_clean

map_luts:
  abc  (only if -abc2)
  techmap -map +/lattice/latches_map.v  (skip if -asyncprld)
  abc -dress -lut 4:7
  clean

map_cells:
  techmap -map +/lattice/cells_map.v
  opt_lut_ins -tech lattice
  clean

check:
  autoname
  hierarchy -check
  stat
  check -noinit
  blackbox =A:whitebox

edif:
  write_edif <file-name>

json:
  write_json <file-name>
6.4.224  synth_microchip - synthesis for Microchip FPGAs

    synth_microchip [options]

This command runs synthesis for Microchip FPGAs. This command creates netlists that are compatible with Microchip PolarFire devices.

    -top <module>
        use the specified module as the top module

    -family <family>
        Run synthesis for the specified Microchip architecture.
        Generate the synthesis netlist for the specified family.
        supported values:
        - polarfire: PolarFire

    -edif <file>
        Write the design to the specified edif file. Writing of an output file is omitted if this parameter is not specified.

    -blif <file>
        Write the design to the specified BLIF file. Writing of an output file is omitted if this parameter is not specified.

    -vlog <file>
        write the design to the specified Verilog file. Writing of an output file is omitted if this parameter is not specified.

    -nobram
        Do not use block RAM cells in output netlist

    -nocarry
        Do not use ARI1 cells in output netlist

    -nodsp
        Do not use MATH blocks to implement multipliers and associated logic

    -noiopad
        Disable I/O buffer insertion (useful for hierarchical or out-of-context flows)

    -noclkbuf
        Disable automatic clock buffer insertion

    -run <from_label>:<to_label>
        Only run the commands between the labels (see below). an empty 'from_label' is synonymous to 'begin', and empty 'to_label' is synonymous to the end of the command list.

    -noflatten
        do not flatten design before synthesis

    -dff
        Run 'abc'/'abc9' with -dff option

(continues on next page)
-retime
   Run 'abc' with '-D 1' option to enable flip-flop retiming.
   implies -diff.

-noabc9
   Use classic ABC flow instead of ABC9

-discard-ffinit
   discard FF init value instead of emitting an error

The following commands are executed by this synthesis command:

begin:
   read_verilog -lib -specify +/microchip/cells_sim.v
   hierarchy -check -auto-top

prepare:
   proc
   flatten   (with '-flatten')
   tribuf -logic
   deminout
   opt_expr
   opt_clean
   check
   opt -nodffe -nosdff
   fsm
   opt
   wreduce
   peepopt
   opt_clean

map_dsp:  (skip if '-nodsp')
   memory_diff
   techmap -map +/mul2dsp.v -map +/microchip/{family}_dsp_map.v {options}
   select a:mul2dsp
   setattr -unset mul2dsp
   opt_expr -fine
   wreduce
   select -clear
   microchip_dsp -family <family>
   chtype -set $mul t:$__soft_mul

coarse:
   techmap -map +/cmp2lut.v -map +/cmp2lcu.v -D LUT_WIDTH=4
   alumacc
   share
   opt
   memory -nomap
   opt_clean
   attrmap -remove init  (only if -discard-ffinit)
map_memory:
  memory_libmap [...] 
techmap -map +/microchip/LSRAM_map.v 
techmap -map +/microchip/uSRAM_map.v

map_ffram:
opt -fast -full
memory_map

fine:
opt -full
  simplesmap t:$mux
  simplesmap t:$xor
  extract_reduce
  muxcover -nodecode -mux4=220
  techmap -map +/microchip/arith_map.v 
techmap -map +/techmap.v 
opt -fast

map_cells:
iopadmap -bits -inpad INBUF Y:PAD -outpad OUTBUF D:PAD -toutpad TRIBUFF E:D:PAD -
tinoutpad BIBUF E:Y:D:PAD (unless -noiobs)
techmap -map +/techmap.v -map +/microchip/cells_map.v 
clean

map_ffs:
dfflegalize -cell $_DFFE_PN?P_ x -cell $_SDFFCE_PN?P_ x -cell $_DLATCH_PN?_ x (Converts FFs to supported types)
zinit -all w:* t:$SDFFCE_* ('-dff' only)
techmap -D NO_LUT -map +/microchip/cells_map.v ('-abc9' only)

map_luts:
opt_expr -mux_undef -noclkinv
  abc -luts 2:2,3,6:5[,10,20] [-dff] [-D 1] (option for '-nowidelut', '-dff', '-
  retime')
clean
techmap -D NO_LUT -map +/microchip/cells_map.v (only if not '-abc9')
techmap -map +/microchip/cells_map.v -D FINAL_MAP -D LUT_WIDTH=[4]
microchip_dffopt
clockbufmap -buf CLKINT Y:A -inpad CLKBUF Y:PAD 
clean -purge

check:
hierarchy -check
stat
check -noinit
blackbox =A:whitebox

edif:
write_edif -pvector bra

(continues on next page)
6.4.225 synth_nexus - synthesis for Lattice Nexus FPGAs

This command runs synthesis for Lattice Nexus FPGAs.

- **-top <module>**
  use the specified module as top module

- **-family <device>**
  run synthesis for the specified Nexus device
  supported values: lifcl, lfd2mx

- **-json <file>**
  write the design to the specified JSON file. writing of an output file
  is omitted if this parameter is not specified.

- **-vm <file>**
  write the design to the specified structural Verilog file. writing of
  an output file is omitted if this parameter is not specified.

- **-run <from_label>:<to_label>**
  only run the commands between the labels (see below). an empty
  from label is synonymous to 'begin', and empty to label is
  synonymous to the end of the command list.

- **-noflatten**
  do not flatten design before synthesis

- **-dff**
  run 'abc'/'abc9' with -dff option

- **-retime**
  run 'abc' with '-dff -D 1' options

- **-noccu2**
  do not use CCU2 cells in output netlist

- **-nodffe**
  do not use flipflops with CE in output netlist

- **-nolram**
  do not use large RAM cells in output netlist
  note that large RAM must be explicitly requested with a (*) lram *)
attribute on the memory.

- nobram
  do not use block RAM cells in output netlist

- nolutram
  do not use LUT RAM cells in output netlist

- nowidelut
  do not use PFU muxes to implement LUTs larger than LUT4s

- noiopad
  do not insert IO buffers

- nodsp
  do not infer DSP multipliers

- abc9
  use new ABC9 flow (EXPERIMENTAL)

The following commands are executed by this synthesis command:

begin:
  read_verilog -lib -specify +/nexus/cells_sim.v +/nexus/cells_xtra.v
  hierarchy -check -top <top>

coarse:
  proc
  flatten
  tribuf -logic
deminout
  opt_expr
  opt_clean
  check
  opt -nodffe -nosdff
  fsm
  opt
  wreduce
  peepopt
  opt_clean
  share
  techmap -map +/cmp2lut.v -D LUT_WIDTH=4
  opt_expr
  opt_clean
  techmap -map +/mul2dsp.v [...] (unless -nodsp)
techmap -map +/nexus/dsp_map.v (unless -nodsp)
alumacc
  opt
  memory -nomap
  opt_clean

map_ram:
→
→
→
→
→
→
→
→
techmap -map +/nexus/lutrams_map.v -map +/nexus/brams_map.v -map +/nexus/lrams_map.v

map_ffram:
    opt -fast -mux_undef -undriven -fine
    memory_map
    opt -undriven -fine

map_gates:
    techmap -map +/techmap.v -map +/nexus/arith_map.v
    opt -fast
    abc -diff -D 1 (only if -retime)

map_ffs:
    opt_clean
dfflegalize -cell $_DFF_P_ 01 -cell $_DFF_PP?_ r -cell $_SDFF_PP?_ r -cell $_DLATCH_P_ x [-cell $_DFFE_PP_ 01 -cell $_DFFE_PP?P_ r -cell $_SDFFE_PP?P_ r] ($_DFFE_* only if not -nodffe)
zinit -all w:* t:$DFF_?_ t:$DFFE_??_ t:$SDFF* (only if -abc9 and -diff
    techmap -D NO_LUT -map +/nexus/cells_map.v
    opt_expr -undriven -mux_undef
    simplemap
    attrmvcp -copy -attr syn_useioff
    opt_clean

map_luts:
    techmap -map +/nexus/latches_map.v
    abc -dress -lut 4:5
    clean

map_cells:
    techmap -map +/nexus/cells_map.v
    setundef -zero
    hilomap -singleton -hicell VHI Z -locell VLO Z
    clean

check:
    autoname
    hierarchy -check
    stat
    check -noinit
    blackbox =A:whitebox

json:
    write_json <file-name>

vm:
write_verilog <file-name>

6.4.226 synth_quicklogic - Synthesis for QuickLogic FPGAs

synth_quicklogic [options]
This command runs synthesis for QuickLogic FPGAs

- top <module>
  use the specified module as top module

- family <family>
  run synthesis for the specified QuickLogic architecture
  generate the synthesis netlist for the specified family.
  supported values:
  - pp3: PolarPro 3
  - qlf_k6n10f: K6N10f

- nodsp
  do not use dsp_t1_* to implement multipliers and associated logic
  (qlf_k6n10f only).

- nocarry
  do not use adder_carry cells in output netlist.

- nobram
  do not use block RAM cells in output netlist.

- bramtypes
  Emit specialized BRAM cells for particular address and data width
  configurations.

- blif <file>
  write the design to the specified BLIF file. writing of an output file
  is omitted if this parameter is not specified.

- verilog <file>
  write the design to the specified verilog file. writing of an output
  file is omitted if this parameter is not specified.

- abc
  use old ABC flow, which has generally worse mapping results but is less
  likely to have bugs.

The following commands are executed by this synthesis command:

begin:
  read_verilog -lib -specify +/quicklogic/common/cells_sim.v +/quicklogic/<family>/
  -cells_sim.v
  hierarchy -check -top <top>

(continues on next page)
prepare:
  proc
  flatten
  tribuf -logic (for pp3)
  deminout
  opt_expr
  opt_clean
  check
  opt -nodffe -nosdff
  fsm
  opt
  wreduce
  peepopt
  opt_clean
  share

map_dsp: (for qlf_k6n10f, skip if -nodsp)
  wreduce t:$mul
  ql_dsp_macc
  techmap -map +/mul2dsp.v -D DSP_A_MAXWIDTH=20 -D DSP_B_MAXWIDTH=18 -D DSP_A_...
  techmap -map +/mul2dsp.v -D DSP_A_MAXWIDTH=10 -D DSP_B_MAXWIDTH=9 -D DSP_A_...
  chtype -set $mul t:$__soft_mul
  techmap -map +/quicklogic/<family>/dsp_map.v -D USE_DSP_CFG_PARAMS=0
  ql_dsp_simd
  techmap -map +/quicklogic/<family>/dsp_final_map.v
  ql_dsp_io_regs

coarse:
  techmap -map +/cmp2lut.v -D LUT_WIDTH=4
  opt_expr
  opt_clean
  alumacc
  pmuxtree
  opt
  memory -nomap
  opt_clean

map_bram: (for qlf_k6n10f, skip if -no_bram)
  memory_libmap -lib +/quicklogic/<family>/libmap_brams.txt
  ql_bram_merge
  techmap -map +/quicklogic/<family>/libmap_brams_map.v
  techmap -autoproc -map +/quicklogic/<family>/brams_map.v
  ql_bram_types (if -bramtypes)

map_ffram:
  opt -fast -mux_undef -undriven -fine
  memory_map -iattr -attr !ram_block -attr !rom_block -attr logic_block -attr syn_...
  romstyle=auto -attr syn_ramstyle=registers -attr syn_romstyle=auto -attr syn_...
  romstyle=logic
  opt -undriven -fine

(continues on next page)
map_gates:
  techmap
  opt -fast
  muxcover -mux8 -mux4 (for pp3)

map_ffs:
  opt_expr
  shregmap -minlen <min> -maxlen <max> (for qlf_k6n10f)
  dfflegalize -cell <supported FF types>
  techmap -map +/quicklogic/<family>/cells_map.v (for pp3)
  techmap -map +/quicklogic/<family>/ffs_map.v (for ql_k6n10f)
  opt

map_luts: (for pp3)
  techmap -map +/quicklogic/<family>/latches_map.v
  read_verilog -lib -specify -icells +/quicklogic/<family>/abc9_model.v
  techmap -map +/quicklogic/<family>/abc9_map.v
abc9 -maxlutt 4 -dff
  techmap -map +/quicklogic/<family>/abc9_unmap.v
  clean

map_luts: (for qlf_k6n10f)
abc9 -maxlutt 6
  clean
  opt_lut

map_cells: (for pp3)
  techmap -map +/quicklogic/<family>/lut_map.v
  clean
  opt_lut

check:
  autoname
  hierarchy -check
  stat
  check -noinit

iomap: (for pp3)
  clkbufmap -inpad ckpad Q:P
  iopadmap -bits -outpad outpad A:P -inpad inpad Q:P -tinoutpad bipad EN:Q:A:P
  -A:top

finalize:
  setundef -zero -params -undriven (for pp3)
  opt_clean -purge
  check
  blackbox =A:whitebox

blif: (if -blif)
  write_blif -attr -param -auto-top

(continues on next page)
verilog:  (if -verilog)
          write_verilog -noattr -nohex <file-name>

6.4.227 synth_sf2 - synthesis for SmartFusion2 and IGLOO2 FPGAs

synth_sf2 [options]

This command runs synthesis for SmartFusion2 and IGLOO2 FPGAs.

- top <module>
  use the specified module as top module

- edif <file>
  write the design to the specified EDIF file. writing of an output file
  is omitted if this parameter is not specified.

- vlog <file>
  write the design to the specified Verilog file. writing of an output
  file is omitted if this parameter is not specified.

- json <file>
  write the design to the specified JSON file. writing of an output file
  is omitted if this parameter is not specified.

- run <from_label>:<to_label>
  only run the commands between the labels (see below). an empty
  from label is synonymous to 'begin', and empty to label is
  synonymous to the end of the command list.

- noflatten
  do not flatten design before synthesis

- noiobs
  run synthesis in "block mode", i.e. do not insert IO buffers

- clkbuf
  insert direct PAD->global_net buffers

- discard-ffinit
  discard FF init value instead of emitting an error

- retime
  run 'abc' with '-dff -D 1' options

The following commands are executed by this synthesis command:

begin:
          read_verilog -lib +/sf2/cells_sim.v
          hierarchy -check -top <top>
flatten: (unless -noflatten)
  proc
  flatten
  tribuf -logic
deminout

coarse:
  attrmap -remove init (only if -discard-ffinit)
synth -run coarse

fine:
  opt -fast -mux_undef -undriven -fine
  memory_map
  opt -undriven -fine
  techmap -map +/techmap.v -map +/sf2/arith_map.v
  opt -fast
  abc -dff -D 1 (only if -retime)

map_ffs:
  dflegalize -cell $_DFFE_PN?P_ x -cell $_SDFFCE_PN?P_ x -cell $_DLATCH_PN?_ x
  techmap -D NO_LUT -map +/sf2/cells_map.v
  opt_expr -mux_undef
  simplemap

map_luts:
  abc -lut 4
  clean

map_cells:
  techmap -map +/sf2/cells_map.v
  clean

map_iobs:
  clkbufmap -buf CLKINT Y:A [-inpad CLKBUF Y:PAD] (unless -noiobs, -inpad only
  -passed if -clkbuf)
  iopadmap -bits -inpad INBUF Y:PAD -outpad OUTBUF D:PAD -toutpad TRIBUFF E:D:PAD -
  -tinoutpad BIBUF E:Y:D:PAD (unless -noiobs)
  clean -purge

check:
  hierarchy -check
  stat
  check -noinit
  blackbox =A:whitebox

edif:
  write_edif -gndvccy <file-name>

vlog:
  write_verilog <file-name>
6.4.228 synth_xilinx - synthesis for Xilinx FPGAs

synth_xilinx [options]

This command runs synthesis for Xilinx FPGAs. This command does not operate on partly selected designs. At the moment this command creates netlists that are compatible with 7-Series Xilinx devices.

-top <module>
use the specified module as top module

-family <family>
run synthesis for the specified Xilinx architecture
generate the synthesis netlist for the specified family.
supported values:
  - xcup: Ultrascale Plus
  - xcu: Ultrascale
  - xc7: Series 7 (default)
  - xc6s: Spartan 6
  - xc6v: Virtex 6
  - xc5v: Virtex 5 (EXPERIMENTAL)
  - xc4v: Virtex 4 (EXPERIMENTAL)
  - xc3sda: Spartan 3A DSP (EXPERIMENTAL)
  - xc3sa: Spartan 3A (EXPERIMENTAL)
  - xc3se: Spartan 3E (EXPERIMENTAL)
  - xc3s: Spartan 3 (EXPERIMENTAL)
  - xc2vp: Virtex 2 Pro (EXPERIMENTAL)
  - xc2v: Virtex 2 (EXPERIMENTAL)
  - xcve: Virtex E, Spartan 2E (EXPERIMENTAL)
  - xcv: Virtex, Spartan 2 (EXPERIMENTAL)

-edif <file>
write the design to the specified edif file. writing of an output file is omitted if this parameter is not specified.

-blif <file>
write the design to the specified BLIF file. writing of an output file is omitted if this parameter is not specified.

-ise
generate an output netlist suitable for ISE

-nobram
do not use block RAM cells in output netlist

-nolutram
do not use distributed RAM cells in output netlist
-nosrl
  do not use distributed SRL cells in output netlist

-nocarry
  do not use XORCY/MUXCY/CARRY4 cells in output netlist

-nowidelut
  do not use MUXF[5-9] resources to implement LUTs larger than native for
  the target

-nodsp
  do not use DSP48*s to implement multipliers and associated logic

-noiopad
  disable I/O buffer insertion (useful for hierarchical or
  out-of-context flows)

-noclkbuf
  disable automatic clock buffer insertion

-uram
  infer URAM288s for large memories (xcup only)

-widemux <int>
  enable inference of hard multiplexer resources (MUXF[78]) for muxes at
  or above this number of inputs (minimum value 2, recommended value >= 5)
  default: 0 (no inference)

-run <from_label>:<to_label>
  only run the commands between the labels (see below). an empty
  from label is synonymous to 'begin', and empty to label is
  synonymous to the end of the command list.

-flatten
  flatten design before synthesis

-dff
  run 'abc'/'abc9' with -dff option

-retime
  run 'abc' with '-D 1' option to enable flip-flop retiming.
  implies -dff.

-abc9
  use new ABC9 flow (EXPERIMENTAL)

The following commands are executed by this synthesis command:

  begin:
  read_verilog -lib -specify +/-xilinx/cells_sim.v

read_verilog -lib +/xilinx/cells_xtra.v
hierarchy -check -auto-top

prepare:
  proc
  flatten (with '-flatten')
  tribuf -logic
deminout
  opt_expr
  opt_clean
  check
  opt -nodffe -nosdff
  fsm
  opt
  wreduce [-keepdc] (option for '-widemux')
  peepopt
  opt_clean
  muxpack ('-widemux' only)
  pmux2shiftx (skip if '-nosrl' and '-widemux=0')
  clean (skip if '-nosrl' and '-widemux=0')

map_dsp: (skip if '-nodsp')
  memory_dff
  techmap -map +/mul2dsp.v -map +/xilinx/{family}_dsp_map.v {options}
  select a:mul2dsp
  setattr -unset mul2dsp
  opt_expr -fine
  wreduce
  select -clear
  xilinx_dsp -family <family>
  chtype -set $mul t:$__soft_mul

coarse:
  techmap -map +/cmp2lut.v -map +/cmp2lcu.v -D LUT_WIDTH=[46]
  alumacc
  share
  opt
  memory -nomap
  opt_clean

map_memory:
  memory_libmap [...]
  techmap -map +/xilinx/lutrams_<family>_map.v
  techmap -map +/xilinx/brams_<family>_map.v

map_ffram:
  opt -fast -full
  memory_map

fine:
  simplemap t:$mux ('-widemux' only)
  muxcover <internal options> ('-widemux' only)

(continues on next page)
(continued from previous page)

```bash
opt -full
xilinx_srl -variable -minlen 3  (skip if '-nosrl')
technmap -map +/techmap.v -D LUT_SIZE=46 [-map +/xilinx/mux_map.v] -map +/
xilinx/arith_map.v
  opt -fast

  map_cells:
    iopadmap -bits -outpad OBUF I:O -inpad IBUF O:I -toutpad OBUFT T:I:O -tinoutpad A:top
    technmap -map +/techmap.v -map +/xilinx/cells_map.v
    clean

  map_ffs:
    dfflegalize -cell $_DFFE_?P?P_ 01 -cell $_SDFFE_?P?P_ 01 -cell $_DLATCH_?P?P_ 01
    (for xc6v, xc7, xcu, xcup)
    zinit -all w:* t:$_SDFFE_* ('-dff' only)
    technmap -map +/xilinx/ff_map.v  ('-abc9' only)

  map_luts:
    opt_expr -mux_undef -noclkinv
    abc -luts 2:2,3,6:5,[],10,20 [-dff] [-D 1]  (option for '-nowidelut', '-dff', '-retime')
    clean
    technmap -map +/xilinx/ff_map.v  (only if not '-abc9')
    xilinx_srl -fixed -minlen 3  (skip if '-nosrl')
    technmap -map +/xilinx/lut_map.v -map +/xilinx/cells_map.v -D LUT_WIDTH=46
    xilinx_dffopt [-lut4]
    opt_lut_ins -tech xilinx

  finalize:
    clkbufmap -buf BUFG 0:1  (skip if '-noclkbuf')
    extractinv -inv INV O:I  (only if '-ise')
    clean

  check:
    hierarchy -check
    stat -tech xilinx
    check -noinit
    blackbox =A:whitebox

  edif:
    write_edif -pvector bra

  blif:
    write_blif
```

380 Chapter 6. Appendix
6.4.229 synthprop - synthesize SVA properties

```bash
synthprop [options]
```

This creates synthesizable properties for the selected module.

- **-name <portname>**
  - name of the output port for assertions (default: assertions).

- **-map <filename>**
  - write the port mapping for synthesizable properties into the given file.

- **-or_outputs**
  - Or all outputs together to create a single output that goes high when any property is violated, instead of generating individual output bits.

- **-reset <portname>**
  - name of the top-level reset input. Latch a high state on the generated outputs until an asynchronous top-level reset input is activated.

- **-resetn <portname>**
  - like above but with inverse polarity

6.4.230 tcl - execute a TCL script file

```bash
tcl <filename> [args]
```

This command executes the tcl commands in the specified file.

Use 'yosys cmd' to run the yosys command 'cmd' from tcl.

The tcl command 'yosys -import' can be used to import all yosys commands directly as tcl commands to the tcl shell. Yosys commands 'proc' and 'rename' are wrapped to tcl commands 'procs' and 'renames' in order to avoid a name collision with the built in commands.

If any arguments are specified, these arguments are provided to the script via the standard $argc and $argv variables.

Note, tcl will not recieve the output of any yosys command. If the output of the tcl commands are needed, use the yosys command 'tee -s result.string' to redirect yosys's output to the 'result.string' scratchpad value.
6.4.231 techmap - generic technology mapper

```
techmap [-map filename] [selection]
```

This pass implements a very simple technology mapper that replaces cells in
the design with implementations given in form of a Verilog or RTLIL source
file.

- `map filename`
  the library of cell implementations to be used.
  without this parameter a builtin library is used that
  transforms the internal RTL cells to the internal gate
  library.

- `map %<design-name>`
  like -map above, but with an in-memory design instead of a file.

- `extern`
  load the cell implementations as separate modules into the design
  instead of inlining them.

- `-max_iter <number>`
  only run the specified number of iterations on each module.
  default: unlimited

- `recursive`
  instead of the iterative breadth-first algorithm use a recursive
  depth-first algorithm. both methods should yield equivalent results,
  but may differ in performance.

- `autoproc`
  Automatically call "proc" on implementations that contain processes.

- `wb`
  Ignore the 'whitebox' attribute on cell implementations.

- `assert`
  this option will cause techmap to exit with an error if it can't map
  a selected cell. only cell types that end on an underscore are accepted
  as final cell types by this mode.

- `-D <define>, -I <incdir>`
  this options are passed as-is to the Verilog frontend for loading the
  map file. Note that the Verilog frontend is also called with the
  '-nooverwrite' option set.

When a module in the map file has the 'techmap_celltype' attribute set, it will
match cells with a type that match the text value of this attribute. Otherwise
the module name will be used to match the cell. Multiple space-separated cell
types can be listed, and wildcards using [] will be expanded (ie.
"$_DFF_[PN]_" is the same as "$_DFF_P_ $_DFF_N_").

When a module in the map file has the 'techmap_simplemap' attribute set, techmap
will use 'simplemap' (see 'help simplemap') to map cells matching the module.

When a module in the map file has the 'techmap_maccmap' attribute set, techmap will use 'maccmap' (see 'help maccmap') to map cells matching the module.

When a module in the map file has the 'techmap_wrap' attribute set, techmap will create a wrapper for the cell and then run the command string that the attribute is set to on the wrapper module.

When a port on a module in the map file has the 'techmap_autopurge' attribute set, and that port is not connected in the instantiation that is mapped, then a cell port connected only to such wires will be omitted in the mapped version of the circuit.

All wires in the modules from the map file matching the pattern _TECHMAP_* or *._TECHMAP_* are special wires that are used to pass instructions from the mapping module to the techmap command. At the moment the following special wires are supported:

**_TECHMAP_FAIL_*  
When this wire is set to a non-zero constant value, techmap will not use this module and instead try the next module with a matching 'techmap_celltype' attribute.

When such a wire exists but does not have a constant value after all _TECHMAP_DO_* commands have been executed, an error is generated.

**_TECHMAP_DO_*  
This wires are evaluated in alphabetical order. The constant text value of this wire is a yosys command (or sequence of commands) that is run by techmap on the module. A common use case is to run 'proc' on modules that are written using always-statements.

When such a wire has a non-constant value at the time it is to be evaluated, an error is produced. That means it is possible for such a wire to start out as non-constant and evaluate to a constant value during processing of other _TECHMAP_DO_* commands.

A _TECHMAP_DO_* command may start with the special token 'CONSTMAP;' . In this case techmap will create a copy for each distinct configuration of constant inputs and shorted inputs at this point and import the constant and connected bits into the map module. All further commands are executed in this copy. This is a very convenient way of creating optimized specializations of techmap modules without using the special parameters described below.

A _TECHMAP_DO_* command may start with the special token 'RECURSION;' . Then techmap will recursively replace the cells in the module with their implementation. This is not affected by the -max_iter option.

It is possible to combine both prefixes to 'RECURSION; CONSTMAP;' .
When this wire is set to a constant value, the init attribute of the wire(s) connected to this port will be consumed. This wire must have the same width as the given port, and for every bit that is set to 1 in the value, the corresponding init attribute bit will be changed to 1'b1. If all bits of an init attribute are left as x, it will be removed.

In addition to this special wires, techmap also supports special parameters in modules in the map file:

**_TECHMAP_CELLTYPE_**
- When a parameter with this name exists, it will be set to the type name of the cell that matches the module.

**_TECHMAP_CELLNAME_**
- When a parameter with this name exists, it will be set to the name of the cell that matches the module.

**_TECHMAP_CONSTMSK_<port-name>_**
**_TECHMAP_CONSTVAL_<port-name>_**
- When this pair of parameters is available in a module for a port, then the former has a 1-bit for each constant input bit and the latter has the value for this bit. The unused bits of the latter are set to undef (x).

**_TECHMAP_WIREINIT_<port-name>_**
- When a parameter with this name exists, it will be set to the initial value of the wire(s) connected to the given port, as specified by the init attribute. If the attribute doesn't exist, x will be filled for the missing bits. To remove the init attribute bits used, use the _TECHMAP_REMOVEINIT_*_ wires.

**_TECHMAP_BITS_CONNMAP_**
**_TECHMAP_CONNMAP_<port-name>_**
- For an N-bit port, the _TECHMAP_CONNMAP_<port-name>_ parameter, if it exists, will be set to an N*_TECHMAP_BITS_CONNMAP_ bit vector containing N words (of _TECHMAP_BITS_CONNMAP_ bits each) that assign each single bit driver a unique id. The values 0-3 are reserved for 0, 1, x, and z. This can be used to detect shorted inputs.

When a module in the map file has a parameter where the according cell in the design has a port, the module from the map file is only used if the port in the design is connected to a constant value. The parameter is then set to the constant value.

A cell with the name _TECHMAP_REPLACE_ in the map file will inherit the name and attributes of the cell that is being replaced.
A cell with a name of the form `'_TECHMAP_REPLACE_.<suffix>'` in the map file will be named thus but with the `'_TECHMAP_REPLACE_'` prefix substituted with the name of the cell being replaced.
Similarly, a wire named in the form `'_TECHMAP_REPLACE_.<suffix>'` will cause a new wire alias to be created and named as above but with the `'_TECHMAP_REPLACE_'` prefix also substituted.
A cell with the type _TECHMAP_PLACEHOLDER_ in the map file will have its type changed to the content of the techmap_chtype attribute. This allows for choosing the cell type dynamically.

See 'help extract' for a pass that does the opposite thing.

See 'help flatten' for a pass that does flatten the design (which is essentially techmap but using the design itself as map library).

### 6.4.232 tee - redirect command output to file

```
teet [-q] [-o logfile] [-a logfile] cmd
```

Execute the specified command, optionally writing the commands output to the specified logfile(s).

- `-q`
  Do not print output to the normal destination (console and/or log file).

- `-o logfile`
  Write output to this file, truncate if exists.

- `-a logfile`
  Write output to this file, append if exists.

- `-s scratchpad`
  Write output to this scratchpad value, truncate if it exists.

+INT, -INT
  Add/subtract INT from the -v setting for this command.

### 6.4.233 test_abclloop - automatically test handling of loops in abc command

```
test_abclloop [options]
```

Test handling of logic loops in ABC.

- `-n integer`
  create this number of circuits and test them (default = 100).

- `-s positive_integer`
  use this value as rng seed value (default = unix time).
6.4.234 test_autotb - generate simple test benches

```
  test_autotb [options] [filename]
```

Automatically create primitive Verilog test benches for all modules in the
design. The generated testbenches toggle the input pins of the module in
a semi-random manner and dumps the resulting output signals.

This can be used to check the synthesis results for simple circuits by
comparing the testbench output for the input files and the synthesis results.

The backend automatically detects clock signals. Additionally a signal can
be forced to be interpreted as clock signal by setting the attribute
'gentb_clock' on the signal.

The attribute 'gentb_constant' can be used to force a signal to a constant
value after initialization. This can e.g. be used to force a reset signal
low in order to explore more inner states in a state machine.

The attribute 'gentb_skip' can be attached to modules to suppress testbench
generation.

```
  -n <int>
    number of iterations the test bench should run (default = 1000)

  -seed <int>
    seed used for pseudo-random number generation (default = 0).
    a value of 0 will cause an arbitrary seed to be chosen, based on
    the current system time.
```

6.4.235 test_cell - automatically test the implementation of a cell type

```
  test_cell [options] {cell-types}
```

Tests the internal implementation of the given cell type (for example '$add')
by comparing SAT solver, EVAL and TECHMAP implementations of the cell types..

Run with 'all' instead of a cell type to run the test on all supported
cell types. Use for example 'all /$add' for all cell types except $add.

```
  -n {integer}
    create this number of cell instances and test them (default = 100).

  -s {positive_integer}
    use this value as rng seed value (default = unix time).

  -f {rtlil_file}
    don't generate circuits. instead load the specified RTLIL file.

  -w {filename_prefix}
    don't test anything. just generate the circuits and write them
```

(continues on next page)
to RTLIL files with the specified prefix

-\texttt{-map \{filename\}}
  
  pass this option to techmap.

-\texttt{-simlib}

  use "techmap -D SIMLIB_NOCHECKS -map +/simlib.v -max_iter 2 -autoproc"

-\texttt{-aigmap}

  instead of calling "techmap", call "aigmap"

-\texttt{-muxdiv}

  when creating test benches with dividers, create an additional mux
to mask out the division-by-zero case

-\texttt{-script \{script_file\}}

  instead of calling "techmap", call "script \{script_file\}".

-\texttt{-const}

  set some input bits to random constant values

-\texttt{-nosat}

  do not check SAT model or run SAT equivalence checking

-\texttt{-noeval}

  do not check const-eval models

-\texttt{-noopt}

  do not opt techmapped design

-\texttt{-edges}

  test cell edges db creator against sat-based implementation

-\texttt{-v}

  print additional debug information to the console

-\texttt{-vlog \{filename\}}

  create a Verilog test bench to test simlib and write_verilog

-\texttt{-bloat \{factor\}}

  increase cell size limits b\{factor\} times where possible

-\texttt{-check_cost}

  check if the estimated cell cost is a valid upper bound for
the techmapped cell count
6.4.236 test_pmgen - test pass for pmgen

```
test_pmgen -reduce_chain [options] [selection]
Demo for recursive pmgen patterns. Map chains of AND/OR/XOR to $reduce_*.
```

```
test_pmgen -reduce_tree [options] [selection]
Demo for recursive pmgen patterns. Map trees of AND/OR/XOR to $reduce_*.
```

```
test_pmgen -eqmux [options] [selection]
Demo for recursive pmgen patterns. Optimize EQ/NE/PMUX circuits.
```

```
test_pmgen -generate [options] <pattern_name>
Create modules that match the specified pattern.
```

6.4.237 torder - print cells in topological order

```
torder [options] [selection]
This command prints the selected cells in topological order.
```

```
-stop <cell_type> <cell_port>
do not use the specified cell port in topological sorting
```

```
-noautostop
by default Q outputs of internal FF cells and memory read port outputs
are not used in topological sorting. this option deactivates that.
```

6.4.238 trace - redirect command output to file

```
trace cmd
Execute the specified command, logging all changes the command performs on
the design in real time.
```
6.4.239 tribuf - infer tri-state buffers

tribuf [options] [selection]

This pass transforms $mux cells with 'z' inputs to tristate buffers.

-merge
  merge multiple tri-state buffers driving the same net
  into a single buffer.

-logic
  convert tri-state buffers that do not drive output ports
  to non-tristate logic. this option implies -merge.

-formal
  convert all tri-state buffers to non-tristate logic and
  add a formal assertion that no two buffers are driving the
  same net simultaneously. this option implies -merge.

6.4.240 uniquify - create unique copies of modules

uniquify [selection]

By default, a module that is instantiated by several other modules is only
kept once in the design. This preserves the original modularity of the design
and reduces the overall size of the design in memory. But it prevents certain
optimizations and other operations on the design. This pass creates unique
modules for all selected cells. The created modules are marked with the
'unique' attribute.

This commands only operates on modules that by themself have the 'unique'
attribute set (the 'top' module is unique implicitly).

6.4.241 verific - load Verilog and VHDL designs using Verific

verific {-vlog95|-vlog2k|-sv2005|-sv2009|-sv2012|-sv} <verilog-file>..

Load the specified Verilog/SystemVerilog files into Verific.

All files specified in one call to this command are one compilation unit.
Files passed to different calls to this command are treated as belonging to
different compilation units.

Additional -D<macro>[=<value>] options may be added after the option indicating
the language version (and before file names) to set additional verilog defines.
The macros YOSYS, SYNTHESIS, and VERIFIC are defined implicitly.

verific -formal <verilog-file>..

(continues on next page)
Like -sv, but define FORMAL instead of SYNTHESIS.

```
verific {-vhd187|-vhd193|-vhdl2k|-vhd12008|-vhd12019|-vhd1} <vhdl-file>..
```

Load the specified VHDL files into Verific.

```
verific {-edif} <edif-file>..
```

Load the specified EDIF files into Verific.

```
verific {-liberty} <liberty-file>..
```

Load the specified Liberty files into Verific.
Default library when -work is not present is one specified in liberty file.
To use from SystemVerilog or VHDL use -L to specify liberty library.

```
-lib
    only create empty blackbox modules

verific {-f|-F} [-vlog95|-vlog2k|-sv2005|-sv2009|
    -sv2012|-sv|-formal] <command-file>
```

Load and execute the specified command file.
Override verilog parsing mode can be set.
The macros YOSYS, SYNTHESIS/FORMAL, and VERIFIC are defined implicitly.

Command file parser supports following commands in file:
- `+define=<MACRO>=<VALUE>` - defines macro
- `-u` - upper case all identifier (makes Verilog parser case insensitive)
- `-v <filepath>` - register library name (file)
- `-y <filepath>` - register library name (directory)
- `+incdir=<filepath>` - specify include dir
- `+libext=<filepath>` - specify library extension
- `+liborder=<id>` - add library in ordered list
- `+librescan` - unresolved modules will be always searched starting with the first library specified by -y/-v options.
- `-f/-file <filepath>` - nested -f option
- `-F <filepath>` - nested -F option (relative path)

parse files:
- `<filepath>`
- `+systemverilogext=<filepath>`
- `+verilog1995ext=<filepath>`
- `+verilog2001ext=<filepath>`

analysis mode:
- `-ams`
verific [-work <libname>] {-sv|-vhdl}{...} <hdl-file>
Load the specified Verilog/SystemVerilog/VHDL file into the specified library.
(default library when -work is not present: "work")

verific [-L <libname>] {-sv|-vhdl}{...} <hdl-file>
Look up external definitions in the specified library.
(-L may be used more than once)

verific -vlog-incdir <directory>..
Add Verilog include directories.

verific -vlog-libdir <directory>..
Add Verilog library directories. Verific will search in this directories to
find undefined modules.

verific -vlog-libext <extension>..
Add Verilog library extensions, used when searching in library directories.

verific -vlog-define <macro>[=<value>]..
Add Verilog defines.

verific -vlog-undef <macro>..
Remove Verilog defines previously set with -vlog-define.

verific -set-error <msg_id>..
verific -set-warning <msg_id>..
verific -set-info <msg_id>..
verific -set-ignore <msg_id>..
Set message severity. <msg_id> is the string in square brackets when a message
is printed, such as VERI-1209.
Also errors, warnings, infos and comments could be used to set new severity for
all messages of certain type.
verific -import [options] <top>..

Elaborate the design for the specified top modules or configurations, import to Yosys and reset the internal state of Verific.

Import options:

-all
   Elaborate all modules, not just the hierarchy below the given top modules. With this option the list of modules to import is optional.

-gates
   Create a gate-level netlist.

-flatten
   Flatten the design in Verific before importing.

-extnets
   Resolve references to external nets by adding module ports as needed.

-no-split-complex-ports
   Complex ports (structs or arrays) are not split and remain packed as a single port.

-autocover
   Generate automatic cover statements for all asserts

-fullinit
   Keep all register initializations, even those for non-FF registers.

-cells
   Import all cell definitions from Verific loaded libraries even if they are unused in design. Useful with "-edif" and "-liberty" option.

-chparam name value
   Elaborate the specified top modules (all modules when -all given) using this parameter value. Modules on which this parameter does not exist will cause Verific to produce a VERI-1928 or VHDL-1676 message. This option can be specified multiple times to override multiple parameters. String values must be passed in double quotes (").

-v, -vv
   Verbose log messages. (-vv is even more verbose than -v.)

-pp <filename>
   Pretty print design after elaboration to specified file.

The following additional import options are useful for debugging the Verific bindings (for Yosys and/or Verific developers):

-k
   Keep going after an unsupported verific primitive is found. The
unsupported primitive is added as blockbox module to the design. This will also add all SVA related cells to the design parallel to the checker logic inferred by it.

- V
  Import Verific netlist as-is without translating to Yosys cell types.

- nosva
  Ignore SVA properties, do not infer checker logic.

- L <int>
  Maximum number of ctrl bits for SVA checker FSMs (default=16).

- n
  Keep all Verific names on instances and nets. By default only user-declared names are preserved.

- d <dump_file>
  Dump the Verific netlist as a verilog file.

    verific [-work <libname>] -pp [options] <filename> [<module>]..

Pretty print design (or just module) to the specified file from the specified library. (default library when -work is not present: "work")

Pretty print options:

- verilog
  Save output for Verilog/SystemVerilog design modules (default).

- vhdl
  Save output for VHDL design units.

    verific -cfg [<name> [<value>]]

Get/set Verific runtime flags.

    verific -assert-all-invariants

Executes code rewriter to assert all invariants.

    verific -assert-used-properties-and-sequences

Executes code rewriter to assert all properties and sequences used in proofs.

    verific -delete-all-invariants

(continues on next page)
Executes code rewriter to delete all invariants.

verific -delete-all-proofs

Executes code rewriter to delete all proofs.

verific [-work <libname>] -elaborate [options]..

Execute elaboration step and all registered rewriters.

-work <libname>
  Use verilog sources from given library.
  (default library when -work is not present: "work")

verific [-work <libname>] -ivy-json-export <filename> [options]..

Export IVY specific data to json file.

-work <libname>
  Use verilog sources from given library.
  (default library when -work is not present: "work")

-top <top>
  Specify top module.

verific [-work <libname>] -rewrite [-clear][-list] <name> [options]..

Register rewriter for execution on elaboration step.

-help
  Displays help for specific rewriter.

-clear
  Remove all rewriters from list, including default rewriters.

-list
  Displays all rewriter in list in order of execution.

-module <module>
  Run rewriter only on specified module.

-work <libname>
  Use verilog sources from given library.
  (default library when -work is not present: "work")

-blacklist <filename[:lineno]>
  Do not run rewriter on modules from files that match the filename
  or filename and line number if provided in such format.
  Parameter can also contain comma separated list of file locations.
-blfile <file>
  Do not run rewriter on locations specified in file, they can
  represent filename or filename and location in file.

-whitelist <filename[:lineno]>
  Run rewriter on modules from files that match the filename
  or filename and line number if provided in such format.
  Parameter can also contain comma separated list of file locations.

-wlfile <file>
  Run rewriter on locations specified in file, they can
  represent filename or filename and location in file.

Available rewriters:
  gen-witness-covers - Generate witness covers
  initial-assertions  - Generate initial block assertions (automatically added)

Use YosysHQ Tabby CAD Suite if you need Yosys+Verific.
https://www.yosyshq.com/

Contact office@yosyshq.com for free evaluation
binaries of YosysHQ Tabby CAD Suite.

6.4.242 verilog_defaults - set default options for read_verilog

  verilog_defaults -add [options]
  Add the specified options to the list of default options to read_verilog.

  verilog_defaults -clear
  Clear the list of Verilog default options.

  verilog_defaults -push
  verilog_defaults -pop
  Push or pop the list of default options to a stack. Note that -push does
  not imply -clear.
### 6.4.243 verilog_defines - define and undefine verilog defines

```
verilog_defines [options]
```

Define and undefine verilog preprocessor macros.

- `-Dname[=definition]`
  define the preprocessor symbol 'name' and set its optional value 'definition'

- `-Uname[=definition]`
  undefine the preprocessor symbol 'name'

- `-reset`
  clear list of defined preprocessor symbols

- `-list`
  list currently defined preprocessor symbols

### 6.4.244 viz - visualize data flow graph

```
viz [options] [selection]
```

Create a graphviz DOT file for the selected part of the design, showing the relationships between the selected wires, and compile it to a graphics file (usually SVG or PostScript).

- `-viewer <viewer>`
  Run the specified command with the graphics file as parameter. On Windows, this pauses yosys until the viewer exits.

- `-format <format>`
  Generate a graphics file in the specified format. Use 'dot' to just generate a .dot file, or other `<format>` strings such as 'svg' or 'ps' to generate files in other formats (this calls the 'dot' command).

- `-prefix <prefix>`
  generate <prefix>* instead of ~/.yosys_viz.*

- `-pause`
  wait for the user to press enter to before returning

- `-nobg`
  don't run viewer in the background, IE wait for the viewer tool to exit before returning

- `-set-vg-attr`
  set their group index as 'vg' attribute on cells and wires

- `-g <selection>`
  manually define a group of terminal signals. this group is not being

(continues on next page)
merged with other terminal groups.

- u <selection>
  manually define a unique group for each wire in the selection.

- x <selection>
  manually exclude wires from being considered. (usually this is
  used for global signals, such as reset.)

- s <selection>
  like -g, but mark group as 'special', changing the algorithm to
  preserve as much info about this groups connectivity as possible.

- G <selection_expr> .
- U <selection_expr> .
- X <selection_expr> .
- S <selection_expr> .
  like -u, -g, -x, and -s, but parse all arguments up to a terminating .
  as a single select expression. (see 'help select' for details)

-0, -1, -2, -3, -4, -5, -6, -7, -8, -9
  select effort level. each level corresponds to an increasingly more
  aggressive sequence of strategies for merging nodes of the data flow
  graph. (default: 9)

When no <format> is specified, 'dot' is used. When no <format> and <viewer> is
specified, 'xdot' is used to display the schematic (POSIX systems only).

The generated output files are '~/.yosys_viz.dot' and '~/.yosys_viz.<format>',
unless another prefix is specified using -prefix <prefix>.

Yosys on Windows and YosysJS use different defaults: The output is written
to 'show.dot' in the current directory and new viewer is launched each time
the 'show' command is executed.

6.4.245 wbflip - flip the whitebox attribute

  wbflip [selection]

Flip the whitebox attribute on selected cells. I.e. if it's set, unset it, and
vice-versa. Blackbox cells are not effected by this command.
### 6.4.246 `wreduce` - reduce the word size of operations if possible

```bash
wreduce [options] [selection]
```

This command reduces the word size of operations. For example, it will replace the 32-bit adders in the following code with adders of more appropriate widths:

```plaintext
module test(input [3:0] a, b, c, output [7:0] y);
    assign y = a + b + c + 1;
endmodule
```

#### Options:

- `-memx`
  - Do not change the width of memory address ports. Use this option in flows that use the 'memory_memx' pass.

- `-mux_undef`
  - Remove 'undef' inputs from $mux, $pmux and $_MUX_ cells

- `-keepdc`
  - Do not optimize explicit don't-care values.

### 6.4.247 `write_aiger` - write design to AIGER file

```bash
write_aiger [options] [filename]
```

Write the current design to an AIGER file. The design must be flattened and must not contain any cell types except $_AND_, $_NOT_, simple FF types, $assert and $assume cells, and $initstate cells.

$assert and $assume cells are converted to AIGER bad state properties and invariant constraints.

```bash
-ascii
  - Write ASCII version of AIGER format

-zinit
  - Convert FFs to zero-initialized FFs, adding additional inputs for uninitialized FFs.

-miter
  - Design outputs are AIGER bad state properties

-symbols
  - Include a symbol table in the generated AIGER file

-map <filename>
  - Write an extra file with port and latch symbols

-vmap <filename>
```

(continues on next page)
like -map, but more verbose

-no-startoffset
make indexes zero based, enable using map files with smt solvers.

-ywmap <filename>
write a map file for conversion to and from yosys witness traces.

-I, -O, -B, -L
If the design contains no input/output/assert/flip-flop then create one
dummy input/output/bad_state-pin or latch to make the tools reading the
AIGER file happy.

6.4.248 write_blif - write design to BLIF file

write_blif [options] [filename]
Write the current design to an BLIF file.

-top top_module
set the specified module as design top module

-buf <cell-type> <in-port> <out-port>
use cells of type <cell-type> with the specified port names for buffers

-unbuf <cell-type> <in-port> <out-port>
replace buffer cells with the specified name and port names with
a .names statement that models a buffer

-true <cell-type> <out-port>
-false <cell-type> <out-port>
-undef <cell-type> <out-port>
use the specified cell types to drive nets that are constant 1, 0, or
undefined. when '-' is used as <cell-type>, then <out-port> specifies
the wire name to be used for the constant signal and no cell driving
that wire is generated. when '+' is used as <cell-type>, then <out-port>
specifies the wire name to be used for the constant signal and a .names
statement is generated to drive the wire.

-noalias
if a net name is aliasing another net name, then by default a net
without fanout is created that is driven by the other net. This option
suppresses the generation of this nets without fanout.

The following options can be useful when the generated file is not going to be
read by a BLIF parser but a custom tool. It is recommended not to name the
output file *.blif when any of these options are used.

-icells
do not translate Yosys's internal gates to generic BLIF logic
functions. Instead create .subckt or .gate lines for all cells.

-gates
print .gate instead of .subckt lines for all cells that are not
instantiations of other modules from this design.

-conn
do not generate buffers for connected wires. instead use the
non-standard .conn statement.

-attr
use the non-standard .attr statement to write cell attributes

-param
use the non-standard .param statement to write cell parameters

-cname
use the non-standard .cname statement to write cell names

-iname, -iattr
enable -cname and -attr functionality for .names statements
(the .cname and .attr statements will be included in the BLIF
output after the truth table for the .names statement)

-blackbox
write blackbox cells with .blackbox statement.

-impltf
do not write definitions for the $true, $false and $undef wires.

6.4.249 write_btor - write design to BTOR file

write_btor [options] [filename]
Write a BTOR description of the current design.

-v
Add comments and indentation to BTOR output file

-s
Output only a single bad property for all asserts

-c
Output cover properties using 'bad' statements instead of asserts

-i <filename>
Create additional info file with auxiliary information

-x
Output symbols for internal netnames (starting with '$')
-ywmap <filename>
Create a map file for conversion to and from Yosys witness traces

### 6.4.250 write_cxxrtl - convert design to C++ RTL simulation

write_cxxrtl [options] [filename]

Write C++ code that simulates the design. The generated code requires a driver that instantiates the design, toggles its clock, and interacts with its ports.

The following driver may be used as an example for a design with a single clock driving rising edge triggered flip-flops:

```cpp
#include "top.cc"

int main() {
    cxxrtl_design::p_top top;
    top.step();
    while (1) {
        /* user logic */
        top.p_clk.set(false);
        top.step();
        top.p_clk.set(true);
        top.step();
    }
}
```

Note that CXXRTL simulations, just like the hardware they are simulating, are subject to race conditions. If, in the example above, the user logic would run simultaneously with the rising edge of the clock, the design would malfunction.

This backend supports replacing parts of the design with black boxes implemented in C++. If a module marked as a CXXRTL black box, its implementation is ignored, and the generated code consists only of an interface and a factory function. The driver must implement the factory function that creates an implementation of the black box, taking into account the parameters it is instantiated with.

For example, the following Verilog code defines a CXXRTL black box interface for a synchronous debug sink:

```verilog
(* cxxrtl_blackbox *)
module debug(...);
    (* cxxrtl_edge = "p" *) input clk;
    input en;
    input [7:0] i_data;
    (* cxxrtl_sync *) output [7:0] o_data;
endmodule
```

For this HDL interface, this backend will generate the following C++ interface:
struct bb_p_debug : public module {
  value<1> p_clk;
  bool posedge_p_clk() const { /* ... */ }
  value<1> p_en;
  value<8> p_i_data;
  wire<8> p_o_data;

  bool eval(performer *performer) override;
  virtual bool commit(observer &observer);
  bool commit() override;

  static std::unique_ptr<bb_p_debug>
    create(std::string name, metadata_map parameters, metadata_map attributes);
};

The `create` function must be implemented by the driver. For example, it could always provide an implementation logging the values to standard error stream:

namespace cxxrtl_design {

  struct stderr_debug : public bb_p_debug {
    bool eval(performer *performer) override {
      if (posedge_p_clk() && p_en)
        fprintf(stderr, "debug: \x%02x\n", p_i_data.data[0]);
      p_o_data.next = p_i_data;
      return bb_p_debug::eval(performer);
    }
  }

  std::unique_ptr<bb_p_debug>
  bb_p_debug::create(std::string name, cxxrtl::metadata_map parameters,
                     cxxrtl::metadata_map attributes) {
    return std::make_unique<stderr_debug>();
  }
}

For complex applications of black boxes, it is possible to parameterize their port widths. For example, the following Verilog code defines a CXXRTL black box interface for a configurable width debug sink:

(* cxxrtl_blackbox, cxxrtl_template = "WIDTH" *)
module debug(...);
  parameter WIDTH = 8;
  (* cxxrtl_edge = "p" *) input clk;
  input en;
  (* cxxrtl_width = "WIDTH" *) input [WIDTH - 1:0] i_data;
  (* cxxrtl_width = "WIDTH" *) output [WIDTH - 1:0] o_data;
endmodule

For this parametric HDL interface, this backend will generate the following C++
interface (only the differences are shown):

```c++
interface (only the differences are shown):

    template<
    
        struct bb_p_debug : public module {
            value<WIDTH> p_i_data;
            wire<WIDTH> p_o_data;

            static std::unique_ptr<bb_p_debug<WIDTH>>
                create(std::string name, metadata_map parameters, metadata_map attributes);
        }
    
    template<
        SIZE>
        struct stderr_debug : public bb_p_debug<

```}

The `create` function must be implemented by the driver, specialized for every possible combination of template parameters. (Specialization is necessary to enable separate compilation of generated code and black box implementations.)

```c++
template<
    SIZE>
    struct stderr_debug : public bb_p_debug<

```}

The following attributes are recognized by this backend:

- `cxxrtl_blackbox`
  - only valid on modules. if specified, the module contents are ignored, and the generated code includes only the module interface and a factory function, which will be called to instantiate the module.

- `cxxrtl_edge`
  - only valid on inputs of black boxes. must be one of "p", "n", "a". if specified on signal `clk`, the generated code includes edge detectors `posedge_p_clk()` (if "p"), `negedge_p_clk()` (if "n"), or both (if "a"), simplifying implementation of clocked black boxes.

- `cxxrtl_template`
  - only valid on black boxes. must contain a space separated sequence of identifiers that have a corresponding black box parameters. for each of them, the generated code includes a `size_t` template parameter.

- `cxxrtl_width`
  - only valid on ports of black boxes. must be a constant expression, which is directly inserted into generated code.

- `cxxrtl_comb, cxxrtl_sync`
  - only valid on outputs of black boxes. if specified, indicates that every

(continues on next page)
bit of the output port is driven, correspondingly, by combinatorial or synchronous logic. This knowledge is used for scheduling optimizations. If neither is specified, the output will be pessimistically treated as driven by both combinatorial and synchronous logic.

The following options are supported by this backend:

- **-print-wire-types**, **-print-debug-wire-types**
  enable additional debug logging, for pass developers.

- **-header**
  generate separate interface (.h) and implementation (.cc) files.
  If specified, the backend must be called with a filename, and filename of the interface is derived from filename of the implementation.
  Otherwise, interface and implementation are generated together.

- **-namespace <ns-name>**
  place the generated code into namespace <ns-name>. If not specified, "cxxrtl_design" is used.

- **-print-output <stream>**
  $print cells in the generated code direct their output to <stream>.
  Must be one of "std::cout", "std::cerr". If not specified, "std::cout" is used. Explicitly provided performer overrides this.

- **-nohierarchy**
  use design hierarchy as-is. In most designs, a top module should be present as it is exposed through the C API and has unbuffered outputs for improved performance; it will be determined automatically if absent.

- **-noflatten**
  Don't flatten the design. Fully flattened designs can evaluate within one delta cycle if they have no combinatorial feedback.
  Note that the debug interface and waveform dumps use full hierarchical names for all wires even in flattened designs.

- **-noproc**
  Don't convert processes to netlists. In most designs, converting processes significantly improves evaluation performance at the cost of slight increase in compilation time.

- **-O <level>**
  Set the optimization level. The default is -O6. Higher optimization levels dramatically decrease compile and run time, and highest level possible for a design should be used.

- **-00**
  No optimization.

- **-01**
  Unbuffer internal wires if possible.
-O2
  like -O1, and localize internal wires if possible.

-03
  like -O2, and inline internal wires if possible.

-04
  like -O3, and unbuffer public wires not marked (*keep*) if possible.

-05
  like -O4, and localize public wires not marked (*keep*) if possible.

-06
  like -O5, and inline public wires not marked (*keep*) if possible.

-g <level>
  set the debug level. the default is -g4. higher debug levels provide
  more visibility and generate more code, but do not pessimize evaluation.

-g0
  no debug information. the C API is disabled.

-g1
  include bare minimum of debug information necessary to access all design
  state. the C API is enabled.

-g2
  like -g1, but include debug information for all public wires that are
directly accessible through the C++ interface.

-g3
  like -g2, and include debug information for public wires that are tied
to a constant or another public wire.

-g4
  like -g3, and compute debug information on demand for all public wires
  that were optimized out.

6.4.251 write_edif - write design to EDIF netlist file

write_edif [options] [filename]
Write the current design to an EDIF netlist file.

-top top_module
  set the specified module as design top module

-nogndvcc
  do not create "GND" and "VCC" cells. (this will produce an error
  if the design contains constant nets. use "hilomap" to map to custom
constant drivers first)

-gndvccy
create "GND" and "VCC" cells with "Y" outputs. (the default is "G" for "GND" and "P" for "VCC".)

-attrprop
create EDIF properties for cell attributes

-keep
create extra KEEP nets by allowing a cell to drive multiple nets.

-pvector {par|bra|ang}
sets the delimiting character for module port rename clauses to parentheses, square brackets, or angle brackets.

-lsbidx
use index 0 for the LSB bit of a net or port instead of MSB.

Unfortunately there are different "flavors" of the EDIF file format. This command generates EDIF files for the Xilinx place&route tools. It might be necessary to make small modifications to this command when a different tool is targeted.

6.4.252 write_file - write a text to a file

write_file [options] output_file [input_file]
Write the text from the input file to the output file.

-a
Append to output file (instead of overwriting)

Inside a script the input file can also can a here-document:

write_file hello.txt <<EOT
Hello World!
EOT

6.4.253 write_firrtl - write design to a FIRRTL file

write_firrtl [options] [filename]
Write a FIRRTL netlist of the current design.
The following commands are executed by this command:
    pmuxtree
    bmuxmap

(continues on next page)
6.4.254 write_ilang - (deprecated) alias of write_rtlil

See `help write_rtlil`.

6.4.255 write_intersynth - write design to InterSynth netlist file

```
write_intersynth [options] [filename]
```

Write the current design to an 'intersynth' netlist file. InterSynth is a tool for Coarse-Grain Example-Driven Interconnect Synthesis.

- `--notypes`
  do not generate celltypes and conntypes commands. i.e. just output the netlists. this is used for postsilicon synthesis.

- `--lib <verilog_or_rtlil_file>`
  Use the specified library file for determining whether cell ports are inputs or outputs. This option can be used multiple times to specify more than one library.

- `--selected`
  only write selected modules. modules must be selected entirely or not at all.

http://bygone.clairexen.net/intersynth/

6.4.256 write_jny - generate design metadata

```
jny [options] [selection]
```

Write JSON netlist metadata for the current design

- `--no-connections`
  Don’t include connection information in the netlist output.

- `--no-attributes`
  Don’t include attributed information in the netlist output.

- `--no-properties`
  Don’t include property information in the netlist output.

The JSON schema for JNY output files is located in the "jny.schema.json" file which is located at "https://raw.githubusercontent.com/YosysHQ/yosys/main/misc/jny.schema.json"
6.4.257 write_json - write design to a JSON file

write_json [options] [filename]

Write a JSON netlist of the current design.

-aig
   include AIG models for the different gate types

-compat-int
   emit 32-bit or smaller fully-defined parameter values directly
   as JSON numbers (for compatibility with old parsers)

The general syntax of the JSON output created by this command is as follows:

```
{
   "creator": "Yosys <version info>",
   "modules": {
      <module_name>: {
         "attributes": {
            <attribute_name>: <attribute_value>,
            ...
         },
         "parameter_default_values": {
            <parameter_name>: <parameter_value>,
            ...
         },
         "ports": {
            <port_name>: <port_details>,
            ...
         },
         "cells": {
            <cell_name>: <cell_details>,
            ...
         },
         "memories": {
            <memory_name>: <memory_details>,
            ...
         },
         "netnames": {
            <net_name>: <net_details>,
            ...
         }
      }
   },
   "models": {
      ...
   }
}
```

Where <port_details> is:

(continues on next page)
The "offset" and "upto" fields are skipped if their value would be 0. They don't affect connection semantics, and are only used to preserve original HDL bit indexing. And <cell_details> is:

```json
{
  "hide_name": <1 | 0>,
  "type": <cell_type>,
  "model": <AIG model name, if -aig option used>,
  "parameters": {
    <parameter_name>: <parameter_value>,
    ...
  },
  "attributes": {
    <attribute_name>: <attribute_value>,
    ...
  },
  "port_directions": {
    <port_name>: <"input" | "output" | "inout">,
    ...
  },
  "connections": {
    <port_name>: <bit_vector>,
    ...
  }
}
```

And <memory_details> is:

```json
{
  "hide_name": <1 | 0>,
  "attributes": {
    <attribute_name>: <attribute_value>,
    ...
  },
  "width": <memory width>
  "start_offset": <the lowest valid memory address>
  "size": <memory size>
}
```

And <net_details> is:

```json
{
  "hide_name": <1 | 0>,
  "bits": <bit_vector>
}
```

(continues on next page)
"offset": <the lowest bit index in use, if non-0>
"upto": <1 if the port bit indexing is MSB-first>
"signed": <1 if the port is signed>
}

The "hide_name" fields are set to 1 when the name of this cell or net is automatically created and is likely not of interest for a regular user.

The "port_directions" section is only included for cells for which the interface is known.

Module and cell ports and nets can be single bit wide or vectors of multiple bits. Each individual signal bit is assigned a unique integer. The <bit_vector> values referenced above are vectors of this integers. Signal bits that are connected to a constant driver are denoted as string "0", "1", "x", or "z" instead of a number.

Bit vectors (including integers) are written as string holding the binary representation of the value. Strings are written as strings, with an appended blank in cases of strings of the form /[01xz]* */.

For example the following Verilog code:

```verilog
module test(input x, y);
(* keep *) foo #(.P(42), .Q(1337))
    foo_inst (.A({x, y}), .B({y, x}), .C({4'd10, {4{'x}}}));
endmodule
```

Translates to the following JSON output:

```json
{
    "creator": "Yosys 0.9+2406 (git sha1 fb1168d8, clang 9.0.1 -fPIC -Os)",
    "modules": {
        "test": {
            "attributes": {
                "cells_not_processed": "0000000000000000000000000000000001",
                "src": "test.v:1.1-4.10"
            },
            "ports": {
                "x": {
                    "direction": "input",
                    "bits": [ 2 ]
                },
                "y": {
                    "direction": "input",
                    "bits": [ 3 ]
                }
            },
            "cells": {
                "foo_inst": {
                    "hide_name": 0,
                    "type": "foo",
```
The models are given as And-Inverter-Graphs (AIGs) in the following form:

```
"models": {
  <model_name>: [
    /* 0 */ [ <node-spec> ],
    /* 1 */ [ <node-spec> ],
    /* 2 */ [ <node-spec> ],
    ...
  ],
  ...
},
```

The following node-types may be used:

```
[ "port", <portname>, <bitindex>, <out-list> ]
```

- the value of the specified input port bit
[ "nport", <portname>, <bitindex>, <out-list> ]
  - the inverted value of the specified input port bit

[ "and", <node-index>, <node-index>, <out-list> ]
  - the ANDed value of the specified nodes

[ "nand", <node-index>, <node-index>, <out-list> ]
  - the inverted ANDed value of the specified nodes

[ "true", <out-list> ]
  - the constant value 1

[ "false", <out-list> ]
  - the constant value 0

All nodes appear in topological order. I.e. only nodes with smaller indices are referenced by "and" and "nand" nodes.

The optional <out-list> at the end of a node specification is a list of output portname and bitindex pairs, specifying the outputs driven by this node.

For example, the following is the model for a 3-input 3-output $reduce_and cell inferred by the following code:

```verilog
module test(input [2:0] in, output [2:0] out);
  assign in = &out;
endmodule

"$reduce_and:3U:3": [
  /* 0 */ [ "port", "A", 0 ],
  /* 1 */ [ "port", "A", 1 ],
  /* 2 */ [ "and", 0, 1 ],
  /* 3 */ [ "port", "A", 2 ],
  /* 4 */ [ "and", 2, 3, "Y", 0 ],
  /* 5 */ [ "false", "Y", 1, "Y", 2 ]
]
```

Future version of Yosys might add support for additional fields in the JSON format. A program processing this format must ignore all unknown fields.

### 6.4.258 write_rtlil - write design to RTLIL file

```
write_rtlil [filename]
```

Write the current design to an RTLIL file. (RTLIL is a text representation of a design in yosys's internal format.)

- `-selected`
  - only write selected parts of the design.
6.4.259 write_simplec - convert design to simple C code

write_simplec [options] [filename]

Write simple C code for simulating the design. The C code written can be used to simulate the design in a C environment, but the purpose of this command is to generate code that works well with C-based formal verification.

-verbose
   this will print the recursive walk used to export the modules.

-i8, -i16, -i32, -i64
   set the maximum integer bit width to use in the generated code.

THIS COMMAND IS UNDER CONSTRUCTION

6.4.260 write_smt2 - write design to SMT-LIBv2 file

write_smt2 [options] [filename]

Write a SMT-LIBv2 [1] description of the current design. For a module with name '<mod>' this will declare the sort '<mod>_s' (state of the module) and will define and declare functions operating on that state.

The following SMT2 functions are generated for a module with name '<mod>'. Some declarations/definitions are printed with a special comment. A prover using the SMT2 files can use those comments to collect all relevant metadata about the design.

; yosys-smt2-module <mod>
   (declare-sort |<mod>_s| 0)
   The sort representing a state of module <mod>.

   (define-fun |<mod>_h| ((state |<mod>_s|)) Bool (...))
   This function must be asserted for each state to establish the design hierarchy.

; yosys-smt2-input <wirename> <width>
; yosys-smt2-output <wirename> <width>
; yosys-smt2-register <wirename> <width>
; yosys-smt2-wire <wirename> <width>
   (define-fun |<mod>_n _ <wirename> | (_ BitVec <width>))
   (define-fun |<mod>_n _ <wirename> | (_ Bool))
   For each port, register, and wire with the 'keep' attribute set an accessor function is generated. Single-bit wires are returned as Bool, multi-bit wires as BitVec.

; yosys-smt2-cell <submod> <instancename>
   (declare-fun |<mod>_h _ <instancename> | (_ Bool) (_ BitVec _))
   There is a function like that for each hierarchical instance. It returns the sort that represents the state of the sub-module that

(continues on next page)
implements the instance.

(declare-fun |<mod>_is| ([|<mod>_s|]) Bool)
    This function must be asserted 'true' for initial states, and 'false'
    otherwise.

(define-fun |<mod>_i| ([|<mod>_s|]) Bool (...))
    This function must be asserted 'true' for initial states. For
    non-initial states it must be left unconstrained.

(define-fun |<mod>_t| ([|<mod>_s|] (next_state [|<mod>_s|])) Bool (...))
    This function evaluates to 'true' if the states 'state' and
    'next_state' form a valid state transition.

(define-fun |<mod>_a| ([|<mod>_s|]) Bool (...))
    This function evaluates to 'true' if all assertions hold in the state.

(define-fun |<mod>_u| ([|<mod>_s|]) Bool (...))
    This function evaluates to 'true' if all assumptions hold in the state.

; yosys-smt2-assert <id> <filename:linenum>
(define-fun |<mod>_a <id>| ([|<mod>_s|]) Bool (...))
    Each $assert cell is converted into one of this functions. The function
    evaluates to 'true' if the assert statement holds in the state.

; yosys-smt2-assume <id> <filename:linenum>
(define-fun |<mod>_a <id>| ([|<mod>_s|]) Bool (...))
    Each $assume cell is converted into one of this functions. The function
    evaluates to 'true' if the assume statement holds in the state.

; yosys-smt2-cover <id> <filename:linenum>
(define-fun |<mod>_c <id>| ([|<mod>_s|]) Bool (...))
    Each $cover cell is converted into one of this functions. The function
    evaluates to 'true' if the cover statement is activated in the state.

Options:

-verbose
    this will print the recursive walk used to export the modules.

-stbv
    Use a BitVec sort to represent a state instead of an uninterpreted
    sort. As a side-effect this will prevent use of arrays to model
    memories.

-stdt
    Use SMT-LIB 2.6 style datatypes to represent a state instead of an
    uninterpreted sort.

-nobv
    disable support for BitVec (FixedSizeBitVectors theory). without this
    option multi-bit wires are represented using the BitVec sort and
support for coarse grain cells (incl. arithmetic) is enabled.

- nomem
disable support for memories (via ArraysEx theory). this option is implied by -nobv. only $mem cells without merged registers in read ports are supported. call "memory" with -nordff to make sure that no registers are merged into $mem read ports. '\mod\_m' functions will be generated for accessing the arrays that are used to represent memories.

- wires
create '\mod\_n' functions for all public wires. by default only ports, registers, and wires with the 'keep' attribute are exported.

- tpl <template_file>
use the given template file. the line containing only the token '%%' is replaced with the regular output of this command.

- solver-option <option> <value>
emit a '; yosys-smt2-solver-option' directive for yosys-smtbmc to write the given option as a '(set-option ...)' command in the SMT-LIBv2.


Example:

Consider the following module (test.v). We want to prove that the output can never transition from a non-zero value to a zero value.

```haskell
module test(input clk, output reg [3:0] y);
  always @ (posedge clk)
    y <= (y << 1) | ~y;
endmodule
```

For this proof we create the following template (test.tpl).

```haskell
; we need QF_UFBV for this proof
(set-logic QF_UFBV)

; insert the auto-generated code here
%%

; declare two state variables s1 and s2
(declare-fun s1 () test_s)
(declare-fun s2 () test_s)

; state s2 is the successor of state s1
(assert (test_t s1 s2))
```

(continues on next page)
; we are looking for a model with y non-zero in s1
(assert (distinct (|test_n y| s1) #b0000))

; we are looking for a model with y zero in s2
(assert (= (|test_n y| s2) #b0000))

; is there such a model?
(check-sat)

The following yosys script will create a 'test.smt2' file for our proof:

read_verilog test.v
hierarchy -check; proc; opt; check -assert
write_smt2 -bv -tpl test.tpl test.smt2

Running 'cvc4 test.smt2' will print 'unsat' because y can never transition from non-zero to zero in the test design.

6.4.261 write_smv - write design to SMV file

write_smv [options] [filename]

Write an SMV description of the current design.

-verbose
  this will print the recursive walk used to export the modules.

-tpl <template_file>
  use the given template file. the line containing only the token '%%' is replaced with the regular output of this command.

THIS COMMAND IS UNDER CONSTRUCTION

6.4.262 write_spice - write design to SPICE netlist file

write_spice [options] [filename]

Write the current design to an SPICE netlist file.

-big_endian
  generate multi-bit ports in MSB first order
  (default is LSB first)

-neg net_name
  set the net name for constant 0 (default: Vss)

-pos net_name
  set the net name for constant 1 (default: Vdd)
6.4.263 write_table - write design as connectivity table

```
write_table [options] [filename]
```

Write the current design as connectivity table. The output is a tab-separated
ASCII table with the following columns:

- module name
- cell name
- cell type
- cell port
- direction
- signal

Module inputs and outputs are output using cell type and port '-' and with
'pi' (primary input) or 'po' (primary output) or 'pio' as direction.

6.4.264 write_verilog - write design to Verilog file

```
write_verilog [options] [filename]
```

Write the current design to a Verilog file.

- `sv`
  with this option, SystemVerilog constructs like always_comb are used

- `norename`
  without this option all internal object names (the ones with a dollar
  instead of a backslash prefix) are changed to short names in the
  format '_<number>_'.

- `renameprefix <prefix>`
  insert this prefix in front of auto-generated instance names

- `noattr`

(continues on next page)
with this option no attributes are included in the output

-attr2comment
  with this option attributes are included as comments in the output

-noexpr
  without this option all internal cells are converted to Verilog expressions.

-noparallelcase
  With this option no parallel_case attributes are used. Instead, a case
  statement that assigns don't-care values for priority dependent inputs
  is generated.

-siminit
  add initial statements with hierarchical refs to initialize FFs when
  in -noexpr mode.

-nodec
  32-bit constant values are by default dumped as decimal numbers,
  not bit pattern. This option deactivates this feature and instead
  will write out all constants in binary.

-decimal
  dump 32-bit constants in decimal and without size and radix

-nohex
  constant values that are compatible with hex output are usually
  dumped as hex values. This option deactivates this feature and
  instead will write out all constants in binary.

-nostr
  Parameters and attributes that are specified as strings in the
  original input will be output as strings by this back-end. This
  deactivates this feature and instead will write string constants
  as binary numbers.

-simple-lhs
  Connection assignments with simple left hand side without
  concatenations.

-extmem
  instead of initializing memories using assignments to individual
  elements, use the 'readmemh' function to read initialization data
  from a file. This data is written to a file named by appending
  a sequential index to the Verilog filename and replacing the extension
  with '.mem', e.g. 'write_verilog -extmem foo.v' writes 'foo-1.mem',
  'foo-2.mem' and so on.

-defparam
  use 'defparam' statements instead of the Verilog-2001 syntax for
  cell parameters.

(continues on next page)
-blackboxes
  usually modules with the 'blackbox' attribute are ignored. with
  this option set only the modules with the 'blackbox' attribute
  are written to the output file.

-selected
  only write selected modules. modules must be selected entirely or
  not at all.

-v
  verbose output (print new names of all renamed wires and cells)

Note that RTLIL processes can't always be mapped directly to Verilog
always blocks. This frontend should only be used to export an RTLIL
netlist, i.e. after the "proc" pass has been used to convert all
processes to logic networks and registers. A warning is generated when
this command is called on a design with RTLIL processes.

6.4.265 write_xaiger - write design to XAIGER file

write_xaiger [options] [filename]
Write the top module (according to the (* top *) attribute or if only one module
is currently selected) to an XAIGER file. Any non $_NOT_, $_AND_, (optionally
$_DFF_N_, $_DFF_P_), or non (* abc9_box *) cells will be converted into psuedo-
inputs and pseudo-outputs. Whitebox contents will be taken from the equivalent
module in the '$abc9_holes' design, if it exists.

-ascii
  write ASCII version of AIGER format

-map <filename>
  write an extra file with port and box symbols

-dff
  write $_DFF_[NP]_ cells

6.4.266 xilinx_dffopt - Xilinx: optimize FF control signal usage

xilinx_dffopt [options] [selection]
Converts hardware clock enable and set/reset signals on FFs to emulation
using LUTs, if doing so would improve area. Operates on post-techmap Xilinx
cells (LUT*, FD*).

-lut4
  Assume a LUT4-based device (instead of a LUT6-based device).
6.4.267 xilinx_dsp - Xilinx: pack resources into DSPs

```plaintext
xilinx_dsp [options] [selection]

Pack input registers (A2, A1, B2, B1, C, D, AD; with optional enable/reset),
pipeline registers (M; with optional enable/reset), output registers (P; with
optional enable/reset), pre-adder and/or post-adder into Xilinx DSP resources.

Multiply-accumulate operations using the post-adder with feedback on the 'C'
input will be folded into the DSP. In this scenario only, the 'C' input can be
used to override the current accumulation result with a new value, which will
be added to the multiplier result to form the next accumulation result.

Use of the dedicated 'PCOUT' -> 'PCIN' cascade path is detected for 'P' -> 'C'
connections (optionally, where 'P' is right-shifted by 17-bits and used as an
input to the post-adder -- a pattern common for summing partial products to
implement wide multipliers). Limited support also exists for similar cascading
for A and B using '[AB]COUT' -> '[AB]CIN'. Currently, cascade chains are limited
to a maximum length of 20 cells, corresponding to the smallest Xilinx 7 Series
device.

This pass is a no-op if the scratchpad variable 'xilinx_dsp.multonly' is set
to 1.

Experimental feature: addition/subtractions less than 12 or 24 bits with the
'(* use_dsp="simd" *)' attribute attached to the output wire or attached to
the add/subtract operator will cause those operations to be implemented using
the 'SIMD' feature of DSPs.

Experimental feature: the presence of a `$ge` cell attached to the registered
P output implementing the operation "(P >= <power-of-2>)" will be transformed
into using the DSP48E1's pattern detector feature for overflow detection.
```

- family {xcu|xc7|xc6v|xc5v|xc4v|xc6s|xc3sda}
  select the family to target
  default: xc7

6.4.268 xilinx_srl - Xilinx shift register extraction

```plaintext
xilinx_srl [options] [selection]

This pass converts chains of built-in flops (bit-level: $DFF_[NP]$, $DFFE_*
and word-level: $dff$, $dffe$) as well as Xilinx flops (FDRE, FDRE_1) into a
$XILINX_SHREG cell. Chains must be of the same cell type, clock, clock
polarity, enable, and enable polarity (where relevant).
Flops with resets cannot be mapped to Xilinx devices and will not be inferred.

- minlen N
  min length of shift register (default = 3)
```

(continues on next page)
-fixed
   infer fixed-length shift registers.

-variable
   infer variable-length shift registers (i.e. fixed-length shifts where
each element also fans-out to a $shiftx cell).

6.4.269 xprop - formal x propagation

xprop [options] [selection]

This pass transforms the circuit into an equivalent circuit that explicitly
encodes the propagation of x values using purely 2-valued logic. On the
interface between xprop-transformed and non-transformed parts of the design,
appropriate conversions are inserted automatically.

-split-inputs
-split-outputs
-split-ports
   Replace each input/output/port with two new ports, one carrying the
defined values (named <portname>_d) and one carrying the mask of which
bits are x (named <portname>_x). When a bit in the <portname>_x is set
the corresponding bit in <portname>_d is ignored for inputs and
guaranteed to be 0 for outputs.

-split-public
   Replace each public non-port wire with two new wires, one carrying the
defined values (named <wirename>_d) and one carrying the mask of which
bits are x (named <wirename>_x). When a bit in the <portname>_x is set
the corresponding bit in <wirename>_d is guaranteed to be 0 for
outputs.

-assume-encoding
   Add encoding invariants as assumptions. This can speed up formal
verification tasks.

-assert-encoding
   Add encoding invariants as assertions. Used for testing the xprop
pass itself.

-assume-def-inputs
   Assume all inputs are fully defined. This adds corresponding
assumptions to the design and uses these assumptions to optimize the
xprop encoding.

-required
   Produce a runtime error if any encountered cell could not be encoded.

-formal
   Produce a runtime error if any encoded cell uses a signal that is
neither known to be non-x nor driven by another encoded cell.

-debug-asserts
  Add assertions checking that the encoding used by this pass never produces x values within the encoded signals.

### 6.4.270 zinit - add inverters so all FF are zero-initialized

```
zinit [options] [selection]
```

Add inverters as needed to make all FFs zero-initialized.

- `all`
  also add zero initialization to uninitialized FFs
BIBLIOGRAPHY


Command Reference
fsm_map, ??
fsm_opt, ??
fsm_recode, ??
fst2tb, ??
future, ??
gatemate_foldinv, ??
glift, ??
greenpak4_dffinv, ??
help, ??
hierarchy, ??
hilomap, ??
history, ??

ice40_braminit, ??
ice40_dsp, ??
ice40_opt, ??
ice40_wrapcarry, ??
insbuf, ??
iopadmap, ??
jny, ??
json, ??

keep_hierarchy, ??
lattice_gsr, ??
license, ??
log, ??
logger, ??
ls, ??
ltp, ??
lut2mux, ??
maccmap, ??

memory, ??
memory_bmux2rom, ??
memory_bram, ??
memory_collect, ??
memory_diff, ??
memory_libmap, ??
memory_map, ??
memory_memx, ??
memory_narrow, ??
memory_nordff, ??
memory_share, ??
memory_unpack, ??

microchip_dffopt, ??

microchip_dsp, ??
miter, ??
muate, ??
muxcover, ??
muxpack, ??
nlutmap, ??
onehot, ??

opt, ??

opt_clean, ??

opt_demorgan, ??
opt_diff, ??

opt_expr, ??
opt_ffinv, ??
opt_lut, ??
opt_lut_ins, ??
opt_mem, ??
opt_mem_feedback, ??
opt_mem_priority, ??
opt_mem_widen, ??
opt_merge, ??
opt_muxtree, ??
opt_reduce, ??
opt_share, ??

paramap, ??
peeopt, ??

plugin, ??
pmux2shiftx, ??
pmuxtree, ??

portlist, ??

prep, ??
printattrs, ??
proc, ??
proc_arst, ??
proc_clean, ??
proc_diff, ??
proc_dlat, ??
proc_init, ??
proc_memwr, ??
proc_mux, ??
proc_prune, ??
proc_rmdead, ??
proc_rom, ??
qbpsat, ??

ql_bram_merge, ??
ql_bram_types, ??
ql_dsp_io_regs, ??
ql_dsp_macc, ??
ql_dsp_simd, ??

qwp, ??
read, ??

read_aiger, ??
read_blif, ??
read_ilang, ??
read_json, ??
read_liberty, ??
read_rtlil, ??
read_verilog, ??

recover_names, ??
rename, ??
rmpports, ??
sat, ??

scatter, ??

scce, ??

scratchpad, ??

script, ??

select, ??
setattr, ??
setparam, ??
setundefined, ??
share, ??
shell, ??
show, ??
shregmap, ??
sim, ??
simplemap, ??
splice, ??
splitcells, ??
splitnets, ??
sta, ??
stat, ??
submod, ??
supercovers, ??
synth, ??
synth_achronix, ??
synth_anlogic, ??
synth_coolrunner2, ??
synth_easic, ??
synth_ecp5, ??
synth_efinix, ??
synth_fabulous, ??
synth_gateamate, ??
synth_gowin, ??
synth_greenpak4, ??
synth_ice40, ??
synth_intel, ??
synth_intel_alm, ??
synth_lattice, ??
synth_microchip, ??
synth_nexus, ??
synth_quicklogic, ??
synth_sf2, ??
synth_xilinx, ??
synthprop, ??
tcl, ??
techno, ??
tee, ??
test_abcloop, ??
test_autotb, ??
test_cell, ??
test_cmosgen, ??
torder, ??
trace, ??
tribuf, ??
uniquify, ??
verific, ??
verilog_defaults, ??
verilog_defines, ??
viz, ??
wbflip, ??
wredue, ??
write_aiger, ??
write_blif, ??
write_btor, ??
write_cxxrili, ??
write_params, ??
write_file, ??
write_firrtl, ??
write_iliang, ??
write_intersynth, ??
write_jni, ??
write_json, ??
write_rtlili, ??
write_simplec, ??
write_smt2, ??
write_smtv, ??
write_spice, ??
write_table, ??
write_verilog, ??
write_xaiger, ??
xilinx_dffopt, ??
xilinx_dsp, ??
xilinx_srl, ??
xprop, ??
zinit, ??
TAG INDEX

abc (cmd/abc), ??
abc9 (cmd/abc9), ??
abc9_ex (cmd/abc9_ex), ??
abc9_ops (cmd/abc9_ops), ??
add (cmd/add), ??
aigmap (cmd/aigmap), ??
alumacc (cmd/alumacc), ??
anlogic_eqn (cmd/anlogic_eqn), ??
anlogic_fixcarry (cmd/anlogic_fixcarry), ??
assertp_mux (cmd/assertp_mux), ??
asnc2sync (cmd/asnc2sync), ??
attrmap (cmd/attrmap), ??
attrmvcp (cmd/attrmvcp), ??
autoname (cmd/autoname), ??
blackbox (cmd/blackbox), ??
bmuxmap (cmd/bmuxmap), ??
booth (cmd/booth), ??
box_derive (cmd/box_derive), ??
bugpoint (cmd/bugpoint), ??
bmuxmap (cmd/bmuxmap), ??
cd (cmd/cd), ??
cellmatch (cmd/cellmatch), ??
check (cmd/check), ??
chformal (cmd/chformal), ??
chparam (cmd/chparam), ??
chtype (cmd/chtype), ??
clean (cmd/clean), ??
clean_zerosize (cmd/clean_zerosize), ??
clk2fflogic (cmd/clk2fflogic), ??
clkbufmap (cmd/clkbufmap), ??
connect (cmd/connect), ??
connect_rpc (cmd/connect_rpc), ??
connwrappers (cmd/connwrappers), ??
coolrunner2_fixup (cmd/coolrunner2_fixup), ??
coolrunner2_sop (cmd/coolrunner2_sop), ??
copy (cmd/copy), ??
cover (cmd/cover), ??
cutpoint (cmd/cutpoint), ??
debug (cmd/debug), ??
delete (cmd/delete), ??
deminout (cmd/deminout), ??
demuxmap (cmd/demuxmap), ??
design (cmd/design), ??
dfinit (cmd/dfinit), ??
dflegalize (cmd/dflegalize), ??
dfflibmap (cmd/dfplibmap), ??
dffunmap (cmd/dffunmap), ??
dft_tag (cmd/dft_tag), ??
dump (cmd/dump), ??
echo (cmd/echo), ??
edgetypes (cmd/edgetypes), ??
efinix_fixcarry (cmd/efinix_fixcarry), ??
equiv_add (cmd/equiv_add), ??
equiv_induct (cmd/equiv_induct), ??
equiv_make (cmd/equiv_make), ??
equiv_mark (cmd/equiv_mark), ??
equiv_miter (cmd/equiv_miter), ??
equiv_opt (cmd/equiv_opt), ??
equiv_purge (cmd/equiv_purge), ??
equiv_remove (cmd/equiv_remove), ??
equiv_simple (cmd/equiv_simple), ??
equiv_status (cmd/equiv_status), ??
equiv_key (cmd/equiv_key), ??
eval (cmd/eval), ??
exec (cmd/exec), ??
explode (cmd/explode), ??
extract (cmd/extract), ??
extract_counter (cmd/extract_counter), ??
extract_fa (cmd/extract_fa), ??
extract_reduce (cmd/extract_reduce), ??
extractinv (cmd/extractinv), ??
flatten (cmd/flatten), ??
flowmap (cmd/flowmap), ??
fcombine (cmd/fcombine), ??
fini (cmd/fini), ??
foralnff (cmd/foralnff), ??
freduce (cmd/freduce), ??
fs (cmd/fs), ??
fsd (cmd/fsd), ??
fsd_detect (cmd/fsd_detect), ??
fsd_expand (cmd/fsd_expand), ??
fsd_export (cmd/fsd_export), ??
fsd_extract (cmd/fsd_extract), ??
fsd_info (cmd/fsd_info), ??
fsd_map (cmd/fsd_map), ??
fsm_opt (cmd/fsm_opt), ??
fsm_recode (cmd/fsm_recode), ??
fst2tb (cmd/fst2tb), ??
future (cmd/future), ??
gateate_foldinv (cmd/gatemate_foldinv), ??
glitch (cmd/glitch), ??
greenpak4_dffinv (cmd/greenpak4_dffinv), ??
help (cmd/help), ??
hierarchy (cmd/hierarchy), ??
hilomap (cmd/hilomap), ??
history (cmd/history), ??
ie40_braminit (cmd/ice40_braminit), ??
ie40_dsp (cmd/ice40_dsp), ??
ie40_opt (cmd/ice40_opt), ??
ie40_wrapcarry (cmd/ice40_wrapcarry), ??
insbuf (cmd/insbuf), ??
iopadmap (cmd/iopadmap), ??
jny (cmd/jny), ??
jexec (cmd/jexec), ??
keep_hierarchy (cmd/keep_hierarchy), ??
lattice_gsr (cmd/lattice_gsr), ??
license (cmd/license), ??
log (cmd/log), ??
logger (cmd/logger), ??
ls (cmd/ls), ??
ltp (cmd/ltp), ??
lut2mux (cmd/lut2mux), ??
maccmap (cmd/maccmap), ??
memory (cmd/memory), ??
memory_bmux2rom (cmd/memory_bmux2rom), ??
memory_bram (cmd/memory_bram), ??
memory_collect (cmd/memory_collect), ??
memory_dff (cmd/memory_dff), ??
memory_libmap (cmd/memory_libmap), ??
memory_map (cmd/memory_map), ??
memory_memenx (cmd/memory_memenx), ??
memory_narrow (cmd/memory_narrow), ??
memory_nordff (cmd/memory_nordff), ??
memory_share (cmd/memory_share), ??
memory_unpack (cmd/memory_unpack), ??
microchip_dffopt (cmd/microchip_dffopt), ??
microchip_dsp (cmd/microchip_dsp), ??
miter (cmd/miter), ??
mute (cmd/mute), ??
muxcover (cmd/muxcover), ??
muxpack (cmd/muxpack), ??
nlutmap (cmd/nlutmap), ??
onehot (cmd/onehot), ??
opt (cmd/opt), ??
opt_clean (cmd/opt_clean), ??
opt_demorgan (cmd/opt_demorgan), ??
opt_dff (cmd/opt_dff), ??
opt_expr (cmd/opt_expr), ??
opt_ffinv (cmd/opt_ffinv), ??
opt_lut (cmd/opt_lut), ??
opt_lut_ins (cmd/opt_lut_ins), ??
opt_mem (cmd/opt_mem), ??
opt_mem_feedback (cmd/opt_mem_feedback), ??
opt_mem_priority (cmd/opt_mem_priority), ??
opt_mem_widen (cmd/opt_mem_widen), ??
opt_merge (cmd/opt_merge), ??
opt_muxtree (cmd/opt_muxtree), ??
opt_reduce (cmd/opt_reduce), ??
opt_share (cmd/opt_share), ??
paramap (cmd/paramap), ??
peepopt (cmd/peepopt), ??
plugin (cmd/plugin), ??
pmux2shiftx (cmd/pmux2shiftx), ??
pmuxtree (cmd/pmuxtree), ??
portlist (cmd/portlist), ??
prep (cmd/prep), ??
printattrs (cmd/printattrs), ??
proc (cmd/proc), ??
proc_arst (cmd/proc_arst), ??
proc_clean (cmd/proc_clean), ??
proc_diff (cmd/proc_diff), ??
proc_dlat (cmd/proc_dlat), ??
proc_exec (cmd/proc_exec), ??
proc_memwr (cmd/proc_memwr), ??
proc_mux (cmd/proc_mux), ??
proc_prune (cmd/proc_prune), ??
proc_rmdead (cmd/proc_rmdead), ??
proc_rom (cmd/proc_rom), ??
qbfsat (cmd/qbfsat), ??
ql_bram_merge (cmd/ql_bram_merge), ??
ql_bram_types (cmd/ql_bram_types), ??
ql_dsp_io_regs (cmd/ql_dsp_io_regs), ??
ql_dsp_macc (cmd/ql_dsp_macc), ??
ql_dsp_simd (cmd/ql_dsp_simd), ??
qwp (cmd/qwp), ??
read (cmd/read), ??
read_aiger (cmd/read_aiger), ??
read_blif (cmd/read_blif), ??
read_ilang (cmd/read_ilang), ??
read_json (cmd/read_json), ??
read_liberty (cmd/read_liberty), ??
read_rtlil (cmd/read_rtlil), ??
read_verilog (cmd/read_verilog), ??
recover_names (cmd/recover_names), ??
rename (cmd/rename), ??
rports (cmd/rports), ??
sat (cmd/sat), ??
scatter (cmd/scatter), ??
scc (cmd/scc), ??
scratchpad (cmd/scratchpad), ??
script (cmd/script), ??
select (cmd/select), ??
setattr (cmd/setattr), ??
setparam (cmd/setparam), ??
setundef (cmd/setundef), ??
share (cmd/share), ??
shell (cmd/shell), ??
show (cmd/show), ??
shregmap (cmd/shregmap), ??
sim (cmd/sim), ??
simplemap (cmd/simplemap), ??
splice (cmd/splice), ??
splitcells (cmd/splitcells), ??
splitnets (cmd/splitnets), ??
sta (cmd/sta), ??
stat (cmd/stat), ??
submod (cmd/submod), ??
supercov (cmd/supercov), ??
synth (cmd/synth), ??
synth_achronix (cmd/synth_achronix), ??
synth_anlogic (cmd/synth_anlogic), ??
synth_coolrunner2 (cmd/synth_coolrunner2), ??
synth_easic (cmd/synth_easic), ??
synth_ecp5 (cmd/synth_ecp5), ??
synth_efinux (cmd/synth_efinux), ??
synth_fabulous (cmd/synth_fabulous), ??
synth_gatemate (cmd/synth_gatemate), ??
synth_gowin (cmd/synth_gowin), ??
synth_greenpak4 (cmd/synth_greenpak4), ??
synth_ice40 (cmd/synth_ice40), ??
synth_intel (cmd/synth_intel), ??
synth_intel_alm (cmd/synth_intel_alm), ??
synth_lattice (cmd/synth_lattice), ??
synth_microchip (cmd/synth_microchip), ??
synth_nexus (cmd/synth_nexus), ??
synth_quicklogic (cmd/synth_quicklogic), ??
synth_sf2 (cmd/synth_sf2), ??
synth_xilinx (cmd/synth_xilinx), ??
synthprop (cmd/synthprop), ??
tcl (cmd/tcl), ??
technmap (cmd/technmap), ??
tee (cmd/tee), ??
test_abcloop (cmd/test_abcloop), ??
test_autotb (cmd/test_autotb), ??
test_cell (cmd/test_cell), ??
test_pmgen (cmd/test_pmgen), ??
torder (cmd/torder), ??
trace (cmd/trace), ??
tribuf (cmd/tribuf), ??
uniquify (cmd/uniquify), ??
verific (cmd/verific), ??
verilog_defaults (cmd/verilog_defaults), ??
verilog_defines (cmd/verilog_defines), ??
viz (cmd/viz), ??
wbf (cmd/wbf), ??
wreduce (cmd/wred), ??
write_aiger (cmd/write_aiger), ??
write_blif (cmd/write_blif), ??
write_btor (cmd/write_btor), ??
write_cxxrtl (cmd/write_cxxrtl), ??
write_edif (cmd/write_edif), ??
write_file (cmd/write_file), ??
write_firrtl (cmd/write_firrtl), ??
write_iilang (cmd/write_iilang), ??
write_intersynth (cmd/write_intersynth), ??
write_jny (cmd/write_jny), ??
write_json (cmd/write_json), ??
write_rtlil (cmd/write_rtlil), ??
write_simplec (cmd/write_simplec), ??
write_smt2 (cmd/write_smt2), ??
write_smv (cmd/write_smv), ??
write_spice (cmd/write_spice), ??
write_table (cmd/write_table), ??
write_verilog (cmd/write_verilog), ??
write_xaiger (cmd/write_xaiger), ??
xilinx_dffopt (cmd/xilinx_dffopt), ??
xilinx_dsp (cmd/xilinx_dsp), ??
xilinx_srl (cmd/xilinx_srl), ??
xprop (cmd/xprop), ??
zinit (cmd/zinit), ??